[llvm] [SelectionDAG] Add PARTIAL_REDUCE_U/SMLA ISD Nodes (PR #125207)

Sander de Smalen via llvm-commits llvm-commits at lists.llvm.org
Wed Feb 5 06:05:33 PST 2025


================
@@ -11891,6 +11891,58 @@ SDValue TargetLowering::expandVECTOR_COMPRESS(SDNode *Node,
   return DAG.getLoad(VecVT, DL, Chain, StackPtr, PtrInfo);
 }
 
+SDValue TargetLowering::expandPartialReduceMLA(SDNode *N, SelectionDAG &DAG) const {
+  SDLoc DL(N);
+  SDValue Acc = N->getOperand(0);
+  SDValue Input1 = N->getOperand(1);
+  SDValue Input2 = N->getOperand(2);
----------------
sdesmalen-arm wrote:

nit: what about `MulLHS` and `MulRHS` ?

https://github.com/llvm/llvm-project/pull/125207


More information about the llvm-commits mailing list