[llvm] [RISCV] Porting hasAllNBitUsers to RISCV GISel for instruction select (PR #125795)
Craig Topper via llvm-commits
llvm-commits at lists.llvm.org
Tue Feb 4 18:22:34 PST 2025
================
@@ -57,6 +57,20 @@ class RISCVInstructionSelector : public InstructionSelector {
const TargetRegisterClass *
getRegClassForTypeOnBank(LLT Ty, const RegisterBank &RB) const;
+ static constexpr unsigned MaxRecursionDepth = 6;
+
+ bool hasAllNBitUsers(const MachineInstr &MI, unsigned Bits,
+ const unsigned Depth = 0) const;
+ bool hasAllBUsers(const MachineInstr &MI) const {
----------------
topperc wrote:
This has no callers and may give a warning in some builds.
https://github.com/llvm/llvm-project/pull/125795
More information about the llvm-commits
mailing list