[llvm] [IR][RISCV] Add llvm.vector.(de)interleave3/5/7 (PR #124825)
Min-Yih Hsu via llvm-commits
llvm-commits at lists.llvm.org
Tue Feb 4 17:59:51 PST 2025
================
@@ -555,6 +573,12 @@ static Type *DecodeFixedType(ArrayRef<Intrinsic::IITDescriptor> &Infos,
case IITDescriptor::HalfVecArgument:
return VectorType::getHalfElementsVectorType(
cast<VectorType>(Tys[D.getArgumentNumber()]));
+ case IITDescriptor::OneThirdVecArgument:
+ case IITDescriptor::OneFifthVecArgument:
+ case IITDescriptor::OneSeventhVecArgument:
+ return VectorType::getOneNthElementsVectorType(
+ cast<VectorType>(Tys[D.getArgumentNumber()]),
+ 3 + (D.Kind - IITDescriptor::OneThirdVecArgument) * 2);
----------------
mshockwave wrote:
Good point. I've added the static_assert right after their declarations in the header file.
https://github.com/llvm/llvm-project/pull/124825
More information about the llvm-commits
mailing list