[llvm] [AArch64] Generate zeroing forms of certain SVE2.2 instructions (10/11) (PR #116836)

Jonathan Thackray via llvm-commits llvm-commits at lists.llvm.org
Mon Jan 20 06:47:48 PST 2025

Previous message: [llvm] cc5eba1 - [AMDGPU] Reject misaligned SGPR constraints for inline asm (#123590)
Next message: [llvm] [AArch64] Generate zeroing forms of certain SVE2.2 instructions (9/11) (PR #116835)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/jthackray approved this pull request.

LGTM

https://github.com/llvm/llvm-project/pull/116836

Previous message: [llvm] cc5eba1 - [AMDGPU] Reject misaligned SGPR constraints for inline asm (#123590)
Next message: [llvm] [AArch64] Generate zeroing forms of certain SVE2.2 instructions (9/11) (PR #116835)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list