[llvm] [AArch64] Generate zeroing forms of certain SVE2.2 instructions (11/11) (PR #116837)

Jonathan Thackray via llvm-commits llvm-commits at lists.llvm.org
Mon Jan 20 06:46:19 PST 2025

Previous message: [llvm] [BOLT][AArch64] Introduce SPE mode in BasicAggregation (PR #120741)
Next message: [llvm] cc5eba1 - [AMDGPU] Reject misaligned SGPR constraints for inline asm (#123590)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/jthackray approved this pull request.

LGTM

https://github.com/llvm/llvm-project/pull/116837

Previous message: [llvm] [BOLT][AArch64] Introduce SPE mode in BasicAggregation (PR #120741)
Next message: [llvm] cc5eba1 - [AMDGPU] Reject misaligned SGPR constraints for inline asm (#123590)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list