[llvm] [RISCV][MC] Implement MC for Base P extension (PR #123271)
Kito Cheng via llvm-commits
llvm-commits at lists.llvm.org
Thu Jan 16 18:51:17 PST 2025
================
@@ -1016,6 +1016,39 @@ def HasStdExtSmctrOrSsctr : Predicate<"Subtarget->hasStdExtSmctrOrSsctr()">,
"'Smctr' (Control Transfer Records Machine Level) or "
"'Ssctr' (Control Transfer Records Supervisor Level)">;
+// Packed SIMD Extensions
+def FeatureStdExtP
+ : RISCVExperimentalExtension<1, 0,
----------------
kito-cheng wrote:
I guess that should be 0.12, although the spec define the version in a uncommon way...(012 rather than 0.12)
https://github.com/llvm/llvm-project/pull/123271
More information about the llvm-commits
mailing list