[llvm] [Intrinsics][AArch64] Add intrinsic to mask off aliasing vector lanes (PR #117007)
Sam Tebbs via llvm-commits
llvm-commits at lists.llvm.org
Mon Jan 13 09:26:16 PST 2025
SamTebbs33 wrote:
I've made some changes to relocate the default lowering for the intrinsic so that SelectionDAGBuilder.cpp doesn't call any TTI hooks.
https://github.com/llvm/llvm-project/pull/117007
More information about the llvm-commits
mailing list