[llvm] [RISCV][VLOPT] Add strided, unit strided, and indexed loads to isSupported (PR #121705)

Luke Lau via llvm-commits llvm-commits at lists.llvm.org
Sun Jan 5 10:02:26 PST 2025


================
@@ -257,17 +257,31 @@ static OperandInfo getOperandInfo(const MachineOperand &MO,
   // Vector Unit-Stride Instructions
   // Vector Strided Instructions
   /// Dest EEW encoded in the instruction and EMUL=(EEW/SEW)*LMUL
+  case RISCV::VLE8_V:
   case RISCV::VSE8_V:
+  case RISCV::VLM_V:
+  case RISCV::VSM_V:
----------------
lukel97 wrote:

Ooops sorry, I somehow only saw the changes from the second commit when reviewing this. 

Is the EEW of VLM_V not always 1?

https://github.com/llvm/llvm-project/pull/121705


More information about the llvm-commits mailing list