[clang] [llvm] [RISCV] Add Qualcomm uC Xqcicli (Conditional Load Immediate) extension (PR #121292)

Sam Elliott via llvm-commits llvm-commits at lists.llvm.org
Thu Jan 2 04:39:23 PST 2025

Previous message: [llvm] [AArch64] Add MATCH loops to LoopIdiomVectorizePass (PR #101976)
Next message: [clang] [llvm] [RISCV] Add Qualcomm uC Xqcicli (Conditional Load Immediate) extension (PR #121292)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/lenary approved this pull request.

LGTM

https://github.com/llvm/llvm-project/pull/121292

Previous message: [llvm] [AArch64] Add MATCH loops to LoopIdiomVectorizePass (PR #101976)
Next message: [clang] [llvm] [RISCV] Add Qualcomm uC Xqcicli (Conditional Load Immediate) extension (PR #121292)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list