[llvm] [AArch64] Verify consecutive vector registers in tbl, tbx (PR #120262)

Guy David via llvm-commits llvm-commits at lists.llvm.org
Fri Dec 20 10:08:30 PST 2024

Previous message: [llvm] [AArch64] Verify consecutive vector registers in tbl, tbx (PR #120262)
Next message: [llvm] 7ab8dd7 - [X86] LowerShift - pull out repeated getVectorNumElements calls. NFC. (#120241)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/guy-david closed https://github.com/llvm/llvm-project/pull/120262

Previous message: [llvm] [AArch64] Verify consecutive vector registers in tbl, tbx (PR #120262)
Next message: [llvm] 7ab8dd7 - [X86] LowerShift - pull out repeated getVectorNumElements calls. NFC. (#120241)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list