[llvm] [BOLT][AArch64] Introduce SPE mode in BasicAggregation (PR #120741)

[via llvm-commits]

github-actions[bot] wrote:

<!--LLVM CODE FORMAT COMMENT: {clang-format}-->


:warning: C/C++ code formatter, clang-format found issues in your code. :warning:

<details>
<summary>
You can test this locally with the following command:
</summary>

``````````bash
git-clang-format --diff 0745add7f458e0a65e048f8c74933bdb48ae97d9 dbd86f1b90d4cbf66240b85c885e9811aafa6cb1 --extensions h,cpp -- bolt/unittests/Profile/PerfSpeEvents.cpp bolt/include/bolt/Profile/DataAggregator.h bolt/lib/Profile/DataAggregator.cpp bolt/tools/driver/llvm-bolt.cpp
``````````

</details>

<details>
<summary>
View the diff from clang-format here.
</summary>

``````````diff
diff --git a/bolt/include/bolt/Profile/DataAggregator.h b/bolt/include/bolt/Profile/DataAggregator.h
index be6e0fbd63..25bfd053e0 100644
--- a/bolt/include/bolt/Profile/DataAggregator.h
+++ b/bolt/include/bolt/Profile/DataAggregator.h
@@ -303,7 +303,7 @@ private:
   /// ```
   /// SPE branch events will have 'ADDR' set to a branch target address while
   /// other perf or SPE events will have it set to zero.
-  ErrorOr<std::pair<PerfBasicSample,PerfBasicSample>> parseSpeAsBasicSamples();
+  ErrorOr<std::pair<PerfBasicSample, PerfBasicSample>> parseSpeAsBasicSamples();
 
   /// Parse a single perf sample containing a PID associated with an IP and
   /// address.

``````````

</details>


https://github.com/llvm/llvm-project/pull/120741