[llvm] RISCV: Implement isLoadFromStackSlot/isStoreToStackSlot for rvv (PR #120524)

Matt Arsenault via llvm-commits llvm-commits at lists.llvm.org
Wed Dec 18 23:00:38 PST 2024

Previous message: [llvm] RISCV: Implement isLoadFromStackSlot/isStoreToStackSlot for rvv (PR #120524)
Next message: [llvm] [AMDGPU][SDAG] Try folding "lshr i64 + mad" to "mad_[iu]64_[iu]32" (PR #119218)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

arsenm wrote:

> Which regalloc patch?

One I haven't posted or even decided if it's the correct fix 

https://github.com/llvm/llvm-project/pull/120524

Previous message: [llvm] RISCV: Implement isLoadFromStackSlot/isStoreToStackSlot for rvv (PR #120524)
Next message: [llvm] [AMDGPU][SDAG] Try folding "lshr i64 + mad" to "mad_[iu]64_[iu]32" (PR #119218)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list