[llvm] [RISCV] Select and/or/xor with certain constants to Zbb ANDN/ORN/XNOR (PR #120221)

[via llvm-commits]

github-actions[bot] wrote:

<!--LLVM CODE FORMAT COMMENT: {clang-format}-->


:warning: C/C++ code formatter, clang-format found issues in your code. :warning:

<details>
<summary>
You can test this locally with the following command:
</summary>

``````````bash
git-clang-format --diff e7303fe80a0bea124422219356c1c9e845110a77 d8340ac1be29462c3a68962f7dec0b30a91a60dd --extensions cpp,h -- llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp llvm/lib/Target/RISCV/RISCVISelDAGToDAG.h
``````````

</details>

<details>
<summary>
View the diff from clang-format here.
</summary>

``````````diff
diff --git a/llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp b/llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp
index 072cc1e8f4..d9ef845043 100644
--- a/llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp
+++ b/llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp
@@ -3245,7 +3245,8 @@ bool RISCVDAGToDAGISel::selectSImm32fff(SDValue N, SDValue &Val) {
     return false;
 
   if (!std::all_of(N->use_begin(), N->use_end(), [](const SDNode *U) {
-	return ISD::isBitwiseLogicOp(U->getOpcode()); }))
+        return ISD::isBitwiseLogicOp(U->getOpcode());
+      }))
     return false;
 
   Val = selectImm(CurDAG, SDLoc(N), N->getSimpleValueType(0), ~Imm, *Subtarget);

``````````

</details>


https://github.com/llvm/llvm-project/pull/120221