[llvm] [RISCV] Add scheduling model for mips p8700 CPU (PR #119885)

Pengcheng Wang via llvm-commits llvm-commits at lists.llvm.org
Tue Dec 17 20:08:51 PST 2024

Previous message: [llvm] [RISCV] Add scheduling model for mips p8700 CPU (PR #119885)
Next message: [llvm] [RISCV] Add scheduling model for mips p8700 CPU (PR #119885)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/wangpc-pp commented:

Can you please add a MCA test?

https://github.com/llvm/llvm-project/pull/119885

Previous message: [llvm] [RISCV] Add scheduling model for mips p8700 CPU (PR #119885)
Next message: [llvm] [RISCV] Add scheduling model for mips p8700 CPU (PR #119885)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list