[llvm] [RISC-V] Base scheduling model for tt-ascalon-d8 (PR #120160)

[Petr Penzin via llvm-commits]

================
@@ -0,0 +1,333 @@
+//=- RISCVSchedTTAscalonD8.td - Tenstorrent Ascalon Scheduling Defs -----*- tablegen -*-=//
----------------
ppenzin wrote:

Addressed.

https://github.com/llvm/llvm-project/pull/120160