[llvm] [TableGen][X86] Add X86 support for `llvm::MCInstrDesc::isAdd` (PR #119057)

Craig Topper via llvm-commits llvm-commits at lists.llvm.org
Fri Dec 6 23:51:58 PST 2024


topperc wrote:

> Tests?

Nevermind I guess you can't test it because the MCInstrDesc::isAdd is only used in 2 places in target specific code.

```
lib/Target/AMDGPU/SIRegisterInfo.cpp
852:  assert(MI.getDesc().isAdd());

lib/Target/Hexagon/HexagonHardwareLoops.cpp
443:      if (DI->getDesc().isAdd()) {
1624:      if (DI->getDesc().isAdd()) {
```

https://github.com/llvm/llvm-project/pull/119057


More information about the llvm-commits mailing list