[llvm] [DAGISel][ARM] Fix vector truncate combine for big-endian (PR #118101)

Oliver Stannard via llvm-commits llvm-commits at lists.llvm.org
Wed Dec 4 06:32:24 PST 2024

Previous message: [llvm] [DAGISel][ARM] Fix vector truncate combine for big-endian (PR #118101)
Next message: [llvm] 6f285d3 - [AArch64] Generate zeroing forms of certain SVE2.2 instructions (2/11) (#116828)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/ostannard closed https://github.com/llvm/llvm-project/pull/118101

Previous message: [llvm] [DAGISel][ARM] Fix vector truncate combine for big-endian (PR #118101)
Next message: [llvm] 6f285d3 - [AArch64] Generate zeroing forms of certain SVE2.2 instructions (2/11) (#116828)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list