[llvm] [RISCV] Use vcompress in deinterleave2 intrinsic lowering (PR #118325)
Craig Topper via llvm-commits
llvm-commits at lists.llvm.org
Mon Dec 2 09:49:06 PST 2024
================
@@ -10771,19 +10768,28 @@ SDValue RISCVTargetLowering::lowerVECTOR_DEINTERLEAVE(SDValue Op,
}
// For the indices, use the same SEW to avoid an extra vsetvli
+ // TODO: If container type is larger than m1, we can consider using a splat
+ // of a constant instead of the following sequence
+
+ // Create a vector of even indices {0, 1, 2, ...}
MVT IdxVT = ConcatVT.changeVectorElementTypeToInteger();
- // Create a vector of even indices {0, 2, 4, ...}
- SDValue EvenIdx =
- DAG.getStepVector(DL, IdxVT, APInt(IdxVT.getScalarSizeInBits(), 2));
- // Create a vector of odd indices {1, 3, 5, ... }
- SDValue OddIdx =
- DAG.getNode(ISD::ADD, DL, IdxVT, EvenIdx, DAG.getConstant(1, DL, IdxVT));
-
- // Gather the even and odd elements into two separate vectors
- SDValue EvenWide = DAG.getNode(RISCVISD::VRGATHER_VV_VL, DL, ConcatVT,
- Concat, EvenIdx, Passthru, Mask, VL);
- SDValue OddWide = DAG.getNode(RISCVISD::VRGATHER_VV_VL, DL, ConcatVT,
- Concat, OddIdx, Passthru, Mask, VL);
+ SDValue StepVec = DAG.getStepVector(DL, IdxVT);
+ // 0, 1, 0, 1, 0, 1
+ SDValue ZeroOnes = DAG.getNode(ISD::AND, DL, IdxVT, StepVec,
+ DAG.getConstant(1, DL, IdxVT));
+ MVT MaskVT = ConcatVT.changeVectorElementType(MVT::i1);
+ SDValue EvenMask = DAG.getSetCC(DL, MaskVT, ZeroOnes,
+ DAG.getConstant(0, DL, IdxVT),
+ ISD::CondCode::SETEQ);
+ // Have the later be the not of the former to minimize the live range of
----------------
topperc wrote:
later -> latter
https://github.com/llvm/llvm-project/pull/118325
More information about the llvm-commits
mailing list