[llvm] [RegAlloc][RISCV] Increase the spill weight by target factor (PR #113675)

Luke Lau via llvm-commits llvm-commits at lists.llvm.org
Sat Nov 30 05:33:08 PST 2024


lukel97 wrote:

I'm not seeing any measurable runtime difference on SPEC CPU 2017 or MicroBenchmarks/LoopVectorization

https://github.com/llvm/llvm-project/pull/113675


More information about the llvm-commits mailing list