[llvm] [AArch64] Generate zeroing forms of certain SVE2.2 instructions (2/11) (PR #116828)
via llvm-commits
llvm-commits at lists.llvm.org
Wed Nov 27 03:10:22 PST 2024
================
@@ -571,6 +576,11 @@ multiclass SVE_3_Op_Undef_Pat<ValueType vtd, SDPatternOperator op, ValueType vt1
(inst $Op1, $Op2, $Op3)>;
}
+class SVE_3_Op_UndefZero_Pat<ValueType vtd, SDPatternOperator op, ValueType vt1,
+ ValueType vt2, ValueType vt3, Instruction inst>
----------------
CarolineConcatto wrote:
nit: just to follow the naming in SVE_1_Op_PassthruUndefZero_Pat, can we replace ValueType vt2 by ValueType pg?
https://github.com/llvm/llvm-project/pull/116828
More information about the llvm-commits
mailing list