[llvm] Enhance RISCV machine outlining to support a tailcall strategy. (PR #117526)

Owen Anderson via llvm-commits llvm-commits at lists.llvm.org
Mon Nov 25 17:12:19 PST 2024

Previous message: [llvm] [SjLjEHPrepare] Configure call sites correctly (PR #117656)
Next message: [llvm] [NFC][clang] Add ubsan-trap-merge.ll test to show absence of nomerge considered harmful (PR #117657)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/resistor closed https://github.com/llvm/llvm-project/pull/117526

Previous message: [llvm] [SjLjEHPrepare] Configure call sites correctly (PR #117656)
Next message: [llvm] [NFC][clang] Add ubsan-trap-merge.ll test to show absence of nomerge considered harmful (PR #117657)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list