[llvm] [X86] Attempt to lower 512-bit shuffle(x,y) as concat(truncate(x),truncate(y)) (PR #117579)
via llvm-commits
llvm-commits at lists.llvm.org
Mon Nov 25 09:02:06 PST 2024
llvmbot wrote:
<!--LLVM PR SUMMARY COMMENT-->
@llvm/pr-subscribers-backend-x86
Author: Simon Pilgrim (RKSimon)
<details>
<summary>Changes</summary>
Avoid lowering to costly VPERMV3 v32i16/v64i8 shuffles if can perform this as a pair of (maybe offset) truncations instead.
This exposed an existing issue that we weren't splitting AVX512 stores of concat(truncate(x),truncate(y)) to allow us to use truncstores instead.
---
Patch is 37.29 KiB, truncated to 20.00 KiB below, full version: https://github.com/llvm/llvm-project/pull/117579.diff
6 Files Affected:
- (modified) llvm/lib/Target/X86/X86ISelLowering.cpp (+67)
- (modified) llvm/test/CodeGen/X86/vec_smulo.ll (+4-4)
- (modified) llvm/test/CodeGen/X86/vec_umulo.ll (+4-4)
- (modified) llvm/test/CodeGen/X86/vector-interleaved-load-i16-stride-2.ll (+41-278)
- (modified) llvm/test/CodeGen/X86/vector-interleaved-load-i8-stride-2.ll (+24-36)
- (modified) llvm/test/CodeGen/X86/vector-shuffle-512-v64.ll (+8-5)
``````````diff
diff --git a/llvm/lib/Target/X86/X86ISelLowering.cpp b/llvm/lib/Target/X86/X86ISelLowering.cpp
index 9048d1d83f1874..1f75c150157d55 100644
--- a/llvm/lib/Target/X86/X86ISelLowering.cpp
+++ b/llvm/lib/Target/X86/X86ISelLowering.cpp
@@ -15952,6 +15952,54 @@ static SDValue lowerShuffleAsVTRUNCAndUnpack(const SDLoc &DL, MVT VT,
DAG.getIntPtrConstant(0, DL));
}
+// Match truncation of both 512-bit operands and concat results together.
+// TODO: Similar to lowerShuffleAsVTRUNC - merge or share matching code?
+static SDValue lowerShuffleAsVTRUNCAndConcat(
+ const SDLoc &DL, MVT VT, SDValue V1, SDValue V2, ArrayRef<int> Mask,
+ const APInt &Zeroable, const X86Subtarget &Subtarget, SelectionDAG &DAG) {
+ assert(VT.is512BitVector() && VT.getScalarSizeInBits() < 64 &&
+ "Unexpected type!");
+ if (!Subtarget.hasAVX512())
+ return SDValue();
+
+ unsigned NumElts = VT.getVectorNumElements();
+ unsigned DstSizeInBits = VT.getScalarSizeInBits();
+ unsigned SrcSizeInBits = DstSizeInBits * 2;
+
+ // TODO: Support non-BWI VPMOVWB truncations?
+ if (SrcSizeInBits < 32 && !Subtarget.hasBWI())
+ return SDValue();
+
+ // Match shuffle <Ofs,Ofs+2,Ofs+4,..>
+ // TODO: Handle general Scale factors with undef/zero upper elements.
+ for (unsigned Offset = 0; Offset != 2; ++Offset) {
+ if (!isSequentialOrUndefInRange(Mask, 0, NumElts, Offset, 2))
+ continue;
+
+ MVT DstVT = MVT::getVectorVT(VT.getScalarType(), NumElts / 2);
+ MVT SrcSVT = MVT::getIntegerVT(SrcSizeInBits);
+ MVT SrcVT = MVT::getVectorVT(SrcSVT, NumElts / 2);
+
+ V1 = DAG.getBitcast(SrcVT, V1);
+ V2 = DAG.getBitcast(SrcVT, V2);
+
+ if (Offset) {
+ V1 = DAG.getNode(
+ X86ISD::VSRLI, DL, SrcVT, V1,
+ DAG.getTargetConstant(Offset * DstSizeInBits, DL, MVT::i8));
+ V2 = DAG.getNode(
+ X86ISD::VSRLI, DL, SrcVT, V2,
+ DAG.getTargetConstant(Offset * DstSizeInBits, DL, MVT::i8));
+ }
+
+ V1 = DAG.getNode(ISD::TRUNCATE, DL, DstVT, V1);
+ V2 = DAG.getNode(ISD::TRUNCATE, DL, DstVT, V2);
+ return concatSubVectors(V1, V2, DAG, DL);
+ }
+
+ return SDValue();
+}
+
// a = shuffle v1, v2, mask1 ; interleaving lower lanes of v1 and v2
// b = shuffle v1, v2, mask2 ; interleaving higher lanes of v1 and v2
// =>
@@ -17312,6 +17360,10 @@ static SDValue lowerV32I16Shuffle(const SDLoc &DL, ArrayRef<int> Mask,
Zeroable, Subtarget, DAG))
return PSHUFB;
+ if (SDValue Trunc = lowerShuffleAsVTRUNCAndConcat(
+ DL, MVT::v32i16, V1, V2, Mask, Zeroable, Subtarget, DAG))
+ return Trunc;
+
return lowerShuffleWithPERMV(DL, MVT::v32i16, Mask, V1, V2, Subtarget, DAG);
}
@@ -17367,6 +17419,10 @@ static SDValue lowerV64I8Shuffle(const SDLoc &DL, ArrayRef<int> Mask,
Zeroable, Subtarget, DAG))
return PSHUFB;
+ if (SDValue Trunc = lowerShuffleAsVTRUNCAndConcat(
+ DL, MVT::v64i8, V1, V2, Mask, Zeroable, Subtarget, DAG))
+ return Trunc;
+
// Try to create an in-lane repeating shuffle mask and then shuffle the
// results into the target lanes.
if (SDValue V = lowerShuffleAsRepeatedMaskAndLanePermute(
@@ -52615,6 +52671,17 @@ static SDValue combineStore(SDNode *N, SelectionDAG &DAG,
return splitVectorStore(St, DAG);
}
+ // Split a concatenation of truncations to fold to truncating stores.
+ if (VT.is512BitVector() && Subtarget.hasAVX512() && StVT == VT &&
+ StoredVal.hasOneUse()) {
+ SmallVector<SDValue> Ops;
+ if (collectConcatOps(StoredVal.getNode(), Ops, DAG) &&
+ all_of(Ops, [&](SDValue Op) {
+ return Op.getOpcode() == ISD::TRUNCATE && Op.hasOneUse();
+ }))
+ return splitVectorStore(St, DAG);
+ }
+
// Split under-aligned vector non-temporal stores.
if (St->isNonTemporal() && StVT == VT &&
St->getAlign().value() < VT.getStoreSize()) {
diff --git a/llvm/test/CodeGen/X86/vec_smulo.ll b/llvm/test/CodeGen/X86/vec_smulo.ll
index 22b5246443fa8a..e8a6fd66ba3601 100644
--- a/llvm/test/CodeGen/X86/vec_smulo.ll
+++ b/llvm/test/CodeGen/X86/vec_smulo.ll
@@ -2638,14 +2638,14 @@ define <64 x i32> @smulo_v64i8(<64 x i8> %a0, <64 x i8> %a1, ptr %p2) nounwind {
; AVX512F-NEXT: vpternlogd {{.*#+}} zmm1 {%k3} {z} = -1
; AVX512F-NEXT: vpternlogd {{.*#+}} zmm2 {%k2} {z} = -1
; AVX512F-NEXT: vpternlogd {{.*#+}} zmm3 {%k1} {z} = -1
+; AVX512F-NEXT: vpmovzxwd {{.*#+}} zmm6 = ymm6[0],zero,ymm6[1],zero,ymm6[2],zero,ymm6[3],zero,ymm6[4],zero,ymm6[5],zero,ymm6[6],zero,ymm6[7],zero,ymm6[8],zero,ymm6[9],zero,ymm6[10],zero,ymm6[11],zero,ymm6[12],zero,ymm6[13],zero,ymm6[14],zero,ymm6[15],zero
+; AVX512F-NEXT: vpmovdb %zmm6, 16(%rdi)
+; AVX512F-NEXT: vpmovzxwd {{.*#+}} zmm6 = ymm7[0],zero,ymm7[1],zero,ymm7[2],zero,ymm7[3],zero,ymm7[4],zero,ymm7[5],zero,ymm7[6],zero,ymm7[7],zero,ymm7[8],zero,ymm7[9],zero,ymm7[10],zero,ymm7[11],zero,ymm7[12],zero,ymm7[13],zero,ymm7[14],zero,ymm7[15],zero
+; AVX512F-NEXT: vpmovdb %zmm6, (%rdi)
; AVX512F-NEXT: vpmovzxwd {{.*#+}} zmm4 = ymm4[0],zero,ymm4[1],zero,ymm4[2],zero,ymm4[3],zero,ymm4[4],zero,ymm4[5],zero,ymm4[6],zero,ymm4[7],zero,ymm4[8],zero,ymm4[9],zero,ymm4[10],zero,ymm4[11],zero,ymm4[12],zero,ymm4[13],zero,ymm4[14],zero,ymm4[15],zero
; AVX512F-NEXT: vpmovdb %zmm4, 48(%rdi)
; AVX512F-NEXT: vpmovzxwd {{.*#+}} zmm4 = ymm5[0],zero,ymm5[1],zero,ymm5[2],zero,ymm5[3],zero,ymm5[4],zero,ymm5[5],zero,ymm5[6],zero,ymm5[7],zero,ymm5[8],zero,ymm5[9],zero,ymm5[10],zero,ymm5[11],zero,ymm5[12],zero,ymm5[13],zero,ymm5[14],zero,ymm5[15],zero
; AVX512F-NEXT: vpmovdb %zmm4, 32(%rdi)
-; AVX512F-NEXT: vpmovzxwd {{.*#+}} zmm4 = ymm6[0],zero,ymm6[1],zero,ymm6[2],zero,ymm6[3],zero,ymm6[4],zero,ymm6[5],zero,ymm6[6],zero,ymm6[7],zero,ymm6[8],zero,ymm6[9],zero,ymm6[10],zero,ymm6[11],zero,ymm6[12],zero,ymm6[13],zero,ymm6[14],zero,ymm6[15],zero
-; AVX512F-NEXT: vpmovdb %zmm4, 16(%rdi)
-; AVX512F-NEXT: vpmovzxwd {{.*#+}} zmm4 = ymm7[0],zero,ymm7[1],zero,ymm7[2],zero,ymm7[3],zero,ymm7[4],zero,ymm7[5],zero,ymm7[6],zero,ymm7[7],zero,ymm7[8],zero,ymm7[9],zero,ymm7[10],zero,ymm7[11],zero,ymm7[12],zero,ymm7[13],zero,ymm7[14],zero,ymm7[15],zero
-; AVX512F-NEXT: vpmovdb %zmm4, (%rdi)
; AVX512F-NEXT: retq
;
; AVX512BW-LABEL: smulo_v64i8:
diff --git a/llvm/test/CodeGen/X86/vec_umulo.ll b/llvm/test/CodeGen/X86/vec_umulo.ll
index 4d7d2573183e07..6a15fc2f12dba9 100644
--- a/llvm/test/CodeGen/X86/vec_umulo.ll
+++ b/llvm/test/CodeGen/X86/vec_umulo.ll
@@ -2301,14 +2301,14 @@ define <64 x i32> @umulo_v64i8(<64 x i8> %a0, <64 x i8> %a1, ptr %p2) nounwind {
; AVX512F-NEXT: vpternlogd {{.*#+}} zmm1 {%k3} {z} = -1
; AVX512F-NEXT: vpternlogd {{.*#+}} zmm2 {%k2} {z} = -1
; AVX512F-NEXT: vpternlogd {{.*#+}} zmm3 {%k1} {z} = -1
+; AVX512F-NEXT: vpmovzxwd {{.*#+}} zmm6 = ymm6[0],zero,ymm6[1],zero,ymm6[2],zero,ymm6[3],zero,ymm6[4],zero,ymm6[5],zero,ymm6[6],zero,ymm6[7],zero,ymm6[8],zero,ymm6[9],zero,ymm6[10],zero,ymm6[11],zero,ymm6[12],zero,ymm6[13],zero,ymm6[14],zero,ymm6[15],zero
+; AVX512F-NEXT: vpmovdb %zmm6, 16(%rdi)
+; AVX512F-NEXT: vpmovzxwd {{.*#+}} zmm6 = ymm7[0],zero,ymm7[1],zero,ymm7[2],zero,ymm7[3],zero,ymm7[4],zero,ymm7[5],zero,ymm7[6],zero,ymm7[7],zero,ymm7[8],zero,ymm7[9],zero,ymm7[10],zero,ymm7[11],zero,ymm7[12],zero,ymm7[13],zero,ymm7[14],zero,ymm7[15],zero
+; AVX512F-NEXT: vpmovdb %zmm6, (%rdi)
; AVX512F-NEXT: vpmovzxwd {{.*#+}} zmm4 = ymm4[0],zero,ymm4[1],zero,ymm4[2],zero,ymm4[3],zero,ymm4[4],zero,ymm4[5],zero,ymm4[6],zero,ymm4[7],zero,ymm4[8],zero,ymm4[9],zero,ymm4[10],zero,ymm4[11],zero,ymm4[12],zero,ymm4[13],zero,ymm4[14],zero,ymm4[15],zero
; AVX512F-NEXT: vpmovdb %zmm4, 48(%rdi)
; AVX512F-NEXT: vpmovzxwd {{.*#+}} zmm4 = ymm5[0],zero,ymm5[1],zero,ymm5[2],zero,ymm5[3],zero,ymm5[4],zero,ymm5[5],zero,ymm5[6],zero,ymm5[7],zero,ymm5[8],zero,ymm5[9],zero,ymm5[10],zero,ymm5[11],zero,ymm5[12],zero,ymm5[13],zero,ymm5[14],zero,ymm5[15],zero
; AVX512F-NEXT: vpmovdb %zmm4, 32(%rdi)
-; AVX512F-NEXT: vpmovzxwd {{.*#+}} zmm4 = ymm6[0],zero,ymm6[1],zero,ymm6[2],zero,ymm6[3],zero,ymm6[4],zero,ymm6[5],zero,ymm6[6],zero,ymm6[7],zero,ymm6[8],zero,ymm6[9],zero,ymm6[10],zero,ymm6[11],zero,ymm6[12],zero,ymm6[13],zero,ymm6[14],zero,ymm6[15],zero
-; AVX512F-NEXT: vpmovdb %zmm4, 16(%rdi)
-; AVX512F-NEXT: vpmovzxwd {{.*#+}} zmm4 = ymm7[0],zero,ymm7[1],zero,ymm7[2],zero,ymm7[3],zero,ymm7[4],zero,ymm7[5],zero,ymm7[6],zero,ymm7[7],zero,ymm7[8],zero,ymm7[9],zero,ymm7[10],zero,ymm7[11],zero,ymm7[12],zero,ymm7[13],zero,ymm7[14],zero,ymm7[15],zero
-; AVX512F-NEXT: vpmovdb %zmm4, (%rdi)
; AVX512F-NEXT: retq
;
; AVX512BW-LABEL: umulo_v64i8:
diff --git a/llvm/test/CodeGen/X86/vector-interleaved-load-i16-stride-2.ll b/llvm/test/CodeGen/X86/vector-interleaved-load-i16-stride-2.ll
index b3d8d05f699472..02a30f6fad8044 100644
--- a/llvm/test/CodeGen/X86/vector-interleaved-load-i16-stride-2.ll
+++ b/llvm/test/CodeGen/X86/vector-interleaved-load-i16-stride-2.ll
@@ -4,14 +4,14 @@
; RUN: llc < %s -mtriple=x86_64-- -mattr=+avx2 | FileCheck %s --check-prefixes=AVX2
; RUN: llc < %s -mtriple=x86_64-- -mattr=+avx2,+fast-variable-perlane-shuffle | FileCheck %s --check-prefixes=AVX2-FP
; RUN: llc < %s -mtriple=x86_64-- -mattr=+avx2,+fast-variable-crosslane-shuffle,+fast-variable-perlane-shuffle | FileCheck %s --check-prefixes=AVX2-FCP
-; RUN: llc < %s -mtriple=x86_64-- -mattr=+avx512vl | FileCheck %s --check-prefixes=AVX512,AVX512-VL
-; RUN: llc < %s -mtriple=x86_64-- -mattr=+avx512vl,+fast-variable-crosslane-shuffle,+fast-variable-perlane-shuffle | FileCheck %s --check-prefixes=AVX512,AVX512-FCP
-; RUN: llc < %s -mtriple=x86_64-- -mattr=+avx512vl,+avx512dq | FileCheck %s --check-prefixes=AVX512,AVX512DQ
-; RUN: llc < %s -mtriple=x86_64-- -mattr=+avx512vl,+avx512dq,+fast-variable-crosslane-shuffle,+fast-variable-perlane-shuffle | FileCheck %s --check-prefixes=AVX512,AVX512DQ-FCP
-; RUN: llc < %s -mtriple=x86_64-- -mattr=+avx512vl,+avx512bw | FileCheck %s --check-prefixes=AVX512,AVX512BW
-; RUN: llc < %s -mtriple=x86_64-- -mattr=+avx512vl,+avx512bw,+fast-variable-crosslane-shuffle,+fast-variable-perlane-shuffle | FileCheck %s --check-prefixes=AVX512,AVX512BW-FCP
-; RUN: llc < %s -mtriple=x86_64-- -mattr=+avx512vl,+avx512dq,+avx512bw | FileCheck %s --check-prefixes=AVX512,AVX512DQ-BW
-; RUN: llc < %s -mtriple=x86_64-- -mattr=+avx512vl,+avx512dq,+avx512bw,+fast-variable-crosslane-shuffle,+fast-variable-perlane-shuffle | FileCheck %s --check-prefixes=AVX512,AVX512DQ-BW-FCP
+; RUN: llc < %s -mtriple=x86_64-- -mattr=+avx512vl | FileCheck %s --check-prefixes=AVX512
+; RUN: llc < %s -mtriple=x86_64-- -mattr=+avx512vl,+fast-variable-crosslane-shuffle,+fast-variable-perlane-shuffle | FileCheck %s --check-prefixes=AVX512
+; RUN: llc < %s -mtriple=x86_64-- -mattr=+avx512vl,+avx512dq | FileCheck %s --check-prefixes=AVX512
+; RUN: llc < %s -mtriple=x86_64-- -mattr=+avx512vl,+avx512dq,+fast-variable-crosslane-shuffle,+fast-variable-perlane-shuffle | FileCheck %s --check-prefixes=AVX512
+; RUN: llc < %s -mtriple=x86_64-- -mattr=+avx512vl,+avx512bw | FileCheck %s --check-prefixes=AVX512
+; RUN: llc < %s -mtriple=x86_64-- -mattr=+avx512vl,+avx512bw,+fast-variable-crosslane-shuffle,+fast-variable-perlane-shuffle | FileCheck %s --check-prefixes=AVX512
+; RUN: llc < %s -mtriple=x86_64-- -mattr=+avx512vl,+avx512dq,+avx512bw | FileCheck %s --check-prefixes=AVX512
+; RUN: llc < %s -mtriple=x86_64-- -mattr=+avx512vl,+avx512dq,+avx512bw,+fast-variable-crosslane-shuffle,+fast-variable-perlane-shuffle | FileCheck %s --check-prefixes=AVX512
; These patterns are produced by LoopVectorizer for interleaved loads.
@@ -572,109 +572,18 @@ define void @load_i16_stride2_vf32(ptr %in.vec, ptr %out.vec0, ptr %out.vec1) no
; AVX2-FCP-NEXT: vzeroupper
; AVX2-FCP-NEXT: retq
;
-; AVX512-VL-LABEL: load_i16_stride2_vf32:
-; AVX512-VL: # %bb.0:
-; AVX512-VL-NEXT: vmovdqa64 (%rdi), %zmm0
-; AVX512-VL-NEXT: vmovdqa64 64(%rdi), %zmm1
-; AVX512-VL-NEXT: vpsrld $16, %zmm0, %zmm2
-; AVX512-VL-NEXT: vpsrld $16, %zmm1, %zmm3
-; AVX512-VL-NEXT: vpmovdw %zmm1, 32(%rsi)
-; AVX512-VL-NEXT: vpmovdw %zmm0, (%rsi)
-; AVX512-VL-NEXT: vpmovdw %zmm3, 32(%rdx)
-; AVX512-VL-NEXT: vpmovdw %zmm2, (%rdx)
-; AVX512-VL-NEXT: vzeroupper
-; AVX512-VL-NEXT: retq
-;
-; AVX512-FCP-LABEL: load_i16_stride2_vf32:
-; AVX512-FCP: # %bb.0:
-; AVX512-FCP-NEXT: vmovdqa64 (%rdi), %zmm0
-; AVX512-FCP-NEXT: vmovdqa64 64(%rdi), %zmm1
-; AVX512-FCP-NEXT: vpsrld $16, %zmm0, %zmm2
-; AVX512-FCP-NEXT: vpsrld $16, %zmm1, %zmm3
-; AVX512-FCP-NEXT: vpmovdw %zmm1, 32(%rsi)
-; AVX512-FCP-NEXT: vpmovdw %zmm0, (%rsi)
-; AVX512-FCP-NEXT: vpmovdw %zmm3, 32(%rdx)
-; AVX512-FCP-NEXT: vpmovdw %zmm2, (%rdx)
-; AVX512-FCP-NEXT: vzeroupper
-; AVX512-FCP-NEXT: retq
-;
-; AVX512DQ-LABEL: load_i16_stride2_vf32:
-; AVX512DQ: # %bb.0:
-; AVX512DQ-NEXT: vmovdqa64 (%rdi), %zmm0
-; AVX512DQ-NEXT: vmovdqa64 64(%rdi), %zmm1
-; AVX512DQ-NEXT: vpsrld $16, %zmm0, %zmm2
-; AVX512DQ-NEXT: vpsrld $16, %zmm1, %zmm3
-; AVX512DQ-NEXT: vpmovdw %zmm1, 32(%rsi)
-; AVX512DQ-NEXT: vpmovdw %zmm0, (%rsi)
-; AVX512DQ-NEXT: vpmovdw %zmm3, 32(%rdx)
-; AVX512DQ-NEXT: vpmovdw %zmm2, (%rdx)
-; AVX512DQ-NEXT: vzeroupper
-; AVX512DQ-NEXT: retq
-;
-; AVX512DQ-FCP-LABEL: load_i16_stride2_vf32:
-; AVX512DQ-FCP: # %bb.0:
-; AVX512DQ-FCP-NEXT: vmovdqa64 (%rdi), %zmm0
-; AVX512DQ-FCP-NEXT: vmovdqa64 64(%rdi), %zmm1
-; AVX512DQ-FCP-NEXT: vpsrld $16, %zmm0, %zmm2
-; AVX512DQ-FCP-NEXT: vpsrld $16, %zmm1, %zmm3
-; AVX512DQ-FCP-NEXT: vpmovdw %zmm1, 32(%rsi)
-; AVX512DQ-FCP-NEXT: vpmovdw %zmm0, (%rsi)
-; AVX512DQ-FCP-NEXT: vpmovdw %zmm3, 32(%rdx)
-; AVX512DQ-FCP-NEXT: vpmovdw %zmm2, (%rdx)
-; AVX512DQ-FCP-NEXT: vzeroupper
-; AVX512DQ-FCP-NEXT: retq
-;
-; AVX512BW-LABEL: load_i16_stride2_vf32:
-; AVX512BW: # %bb.0:
-; AVX512BW-NEXT: vmovdqa64 (%rdi), %zmm0
-; AVX512BW-NEXT: vmovdqa64 64(%rdi), %zmm1
-; AVX512BW-NEXT: vpmovsxbw {{.*#+}} zmm2 = [0,2,4,6,8,10,12,14,16,18,20,22,24,26,28,30,32,34,36,38,40,42,44,46,48,50,52,54,56,58,60,62]
-; AVX512BW-NEXT: vpermi2w %zmm1, %zmm0, %zmm2
-; AVX512BW-NEXT: vpmovsxbw {{.*#+}} zmm3 = [1,3,5,7,9,11,13,15,17,19,21,23,25,27,29,31,33,35,37,39,41,43,45,47,49,51,53,55,57,59,61,63]
-; AVX512BW-NEXT: vpermi2w %zmm1, %zmm0, %zmm3
-; AVX512BW-NEXT: vmovdqa64 %zmm2, (%rsi)
-; AVX512BW-NEXT: vmovdqa64 %zmm3, (%rdx)
-; AVX512BW-NEXT: vzeroupper
-; AVX512BW-NEXT: retq
-;
-; AVX512BW-FCP-LABEL: load_i16_stride2_vf32:
-; AVX512BW-FCP: # %bb.0:
-; AVX512BW-FCP-NEXT: vmovdqa64 (%rdi), %zmm0
-; AVX512BW-FCP-NEXT: vmovdqa64 64(%rdi), %zmm1
-; AVX512BW-FCP-NEXT: vpmovsxbw {{.*#+}} zmm2 = [0,2,4,6,8,10,12,14,16,18,20,22,24,26,28,30,32,34,36,38,40,42,44,46,48,50,52,54,56,58,60,62]
-; AVX512BW-FCP-NEXT: vpermi2w %zmm1, %zmm0, %zmm2
-; AVX512BW-FCP-NEXT: vpmovsxbw {{.*#+}} zmm3 = [1,3,5,7,9,11,13,15,17,19,21,23,25,27,29,31,33,35,37,39,41,43,45,47,49,51,53,55,57,59,61,63]
-; AVX512BW-FCP-NEXT: vpermi2w %zmm1, %zmm0, %zmm3
-; AVX512BW-FCP-NEXT: vmovdqa64 %zmm2, (%rsi)
-; AVX512BW-FCP-NEXT: vmovdqa64 %zmm3, (%rdx)
-; AVX512BW-FCP-NEXT: vzeroupper
-; AVX512BW-FCP-NEXT: retq
-;
-; AVX512DQ-BW-LABEL: load_i16_stride2_vf32:
-; AVX512DQ-BW: # %bb.0:
-; AVX512DQ-BW-NEXT: vmovdqa64 (%rdi), %zmm0
-; AVX512DQ-BW-NEXT: vmovdqa64 64(%rdi), %zmm1
-; AVX512DQ-BW-NEXT: vpmovsxbw {{.*#+}} zmm2 = [0,2,4,6,8,10,12,14,16,18,20,22,24,26,28,30,32,34,36,38,40,42,44,46,48,50,52,54,56,58,60,62]
-; AVX512DQ-BW-NEXT: vpermi2w %zmm1, %zmm0, %zmm2
-; AVX512DQ-BW-NEXT: vpmovsxbw {{.*#+}} zmm3 = [1,3,5,7,9,11,13,15,17,19,21,23,25,27,29,31,33,35,37,39,41,43,45,47,49,51,53,55,57,59,61,63]
-; AVX512DQ-BW-NEXT: vpermi2w %zmm1, %zmm0, %zmm3
-; AVX512DQ-BW-NEXT: vmovdqa64 %zmm2, (%rsi)
-; AVX512DQ-BW-NEXT: vmovdqa64 %zmm3, (%rdx)
-; AVX512DQ-BW-NEXT: vzeroupper
-; AVX512DQ-BW-NEXT: retq
-;
-; AVX512DQ-BW-FCP-LABEL: load_i16_stride2_vf32:
-; AVX512DQ-BW-FCP: # %bb.0:
-; AVX512DQ-BW-FCP-NEXT: vmovdqa64 (%rdi), %zmm0
-; AVX512DQ-BW-FCP-NEXT: vmovdqa64 64(%rdi), %zmm1
-; AVX512DQ-BW-FCP-NEXT: vpmovsxbw {{.*#+}} zmm2 = [0,2,4,6,8,10,12,14,16,18,20,22,24,26,28,30,32,34,36,38,40,42,44,46,48,50,52,54,56,58,60,62]
-; AVX512DQ-BW-FCP-NEXT: vpermi2w %zmm1, %zmm0, %zmm2
-; AVX512DQ-BW-FCP-NEXT: vpmovsxbw {{.*#+}} zmm3 = [1,3,5,7,9,11,13,15,17,19,21,23,25,27,29,31,33,35,37,39,41,43,45,47,49,51,53,55,57,59,61,63]
-; AVX512DQ-BW-FCP-NEXT: vpermi2w %zmm1, %zmm0, %zmm3
-; AVX512DQ-BW-FCP-NEXT: vmovdqa64 %zmm2, (%rsi)
-; AVX512DQ-BW-FCP-NEXT: vmovdqa64 %zmm3, (%rdx)
-; AVX512DQ-BW-FCP-NEXT: vzeroupper
-; AVX512DQ-BW-FCP-NEXT: retq
+; AVX512-LABEL: load_i16_stride2_vf32:
+; AVX512: # %bb.0:
+; AVX512-NEXT: vmovdqa64 (%rdi), %zmm0
+; AVX512-NEXT: vmovdqa64 64(%rdi), %zmm1
+; AVX512-NEXT: vpsrld $16, %zmm0, %zmm2
+; AVX512-NEXT: vpsrld $16, %zmm1, %zmm3
+; AVX512-NEXT: vpmovdw %zmm1, 32(%rsi)
+; AVX512-NEXT: vpmovdw %zmm0, (%rsi)
+; AVX512-NEXT: vpmovdw %zmm3, 32(%rdx)
+; AVX512-NEXT: vpmovdw %zmm2, (%rdx)
+; AVX512-NEXT: vzeroupper
+; AVX512-NEXT: retq
%wide.vec = load <64 x i16>, ptr %in.vec, align 64
%strided.vec0 = shufflevector <64 x i16> %wide.vec, <64 x i16> poison, <32 x i32> <i32 0, i32 2, i32 4, i32 6, i32 8, i32 10, i32 12, i32 14, i32 16, i32 18, i32 20, i32 22, i32 24, i32 26, i32 28, i32 30, i32 32, i32 34, i32 36, i32 38, i32 40, i32 42, i32 44, i32 46, i32 48, i32 50, i32 52, i32 54, i32 56, i32 58, i32 60, i32 62>
%strided.vec1 = shufflevector <64 x i16> %wide.vec, <64 x i16> poison, <32 x i32> <i32 1, i32 3, i32 5, i32 7, i32 9, i32 11, i32 13, i32 15, i32 17, i32 19, i32 21, i32 23, i32 25, i32 27, i32 29, i32 31, i32 33, i32 35, i32 37, i32 39, i32 41, i32 43, i32 45, i32 47, i32 49, i32 51, i32 53, i32 55, i32 57, i32 59, i32 61, i32 63>
@@ -1099,173 +1008,27 @@ define void @load_i16_stride2_vf64(ptr %in.vec, ptr %out.vec0, ptr %out.vec1) no
; AVX2-FCP-NEXT: vzeroupper
; AVX2-FCP-NEXT: retq
;
-; AVX512-VL-LABEL: load_i16_stride2_vf64:
-; AVX512-VL: # %bb.0:
-; AVX512-VL-NEXT: vmovdqa64 (%rdi), %zmm0
-; AVX512-VL-NEXT: vmovdqa64 64(%rdi), %zmm1
-; AVX512-VL-NEXT: vmovdqa64 128(%rdi), %zmm2
-; AVX512-VL-NEXT: vmovdqa64 192(%rdi), %zmm3
-; AVX512-VL-NEXT: vpmovdw %zmm1, %ymm4
-; AVX512-VL-NEXT: vpsrld $16, %zmm1, %zmm1
-; AVX512-VL-NEXT: vpsrld $16, %zmm0, %zmm5
-; AVX512-VL-NEXT: vpsrld $16, %zmm3, %zmm6
-; AVX512-VL-NEXT: vpsrld $16, %zmm2, %zmm7
-; AVX512-VL-NEXT: vpmovdw %zmm0, (%rsi)
-; AVX512-VL-NEXT: vmovdqa %ymm4, 32(%rsi)
-; AVX512-VL-NEXT: vpmovdw %zmm2, 64(%rsi)
-; AVX512-VL-NEXT: vpmovdw %zmm3, 96(%rsi)
-; AVX512-VL-NEXT: vpmovdw %zmm7, 64(%rdx)
-; AVX512-VL-NEXT: vpmovdw %zmm6, 96(%rdx)
-; AVX512-VL-NEXT: vpmovdw %zmm5, (%rdx)
-; AVX512-VL-NEXT: vpmovdw %zmm1, 32(%rdx)
-; AVX512-VL-NEXT: vzeroupper
-; AVX512-VL-NEXT: retq
-;
-; AVX512-FCP-LABEL: load_i16_stride2_vf64:
-; AVX512-FCP: # %bb.0:
-; AVX512-FCP-NEXT: vmovdqa64 (%rdi), %zmm0
-; AVX512-FCP-NEXT: vmovdqa64 64(%rdi), %zmm1
-; AVX512-FCP-NEXT: vmovdqa64 128(%rdi), %zmm2
-; AVX512-FCP-NEXT: vmovdqa64 192(%rdi), %zmm3
-; AVX512-FCP-NEXT: vpmovdw %zmm1, %ymm4
-; AVX512-FCP-NEXT: vpsrld $16, %zmm1, %zmm1
-; AVX512-FCP-NEXT: vpsrld $16, %zmm0, %zmm5
-; AVX512-FCP-NEXT: vpsrld $16, %zmm3, %zmm6
-; AVX512-FCP-NEXT: vpsrld $16, %zmm2, %zmm7
-; AVX512-FCP-NEXT: vpmovdw %zmm0, (%rsi)
-; AVX512-FCP-NEXT: vmovdqa %ymm4, 32(%rsi)
-; AVX512-FCP-NEXT: vpmovdw %zmm2, 64(%rsi)
-; AVX512-FCP-NEXT: vpmovdw %zmm3, 96(%rsi)
-; AVX512-FCP-NEXT: vpmovdw %zmm7, 64(%rdx)
-; AVX512-FCP-NEXT: vpmovdw %zmm6, 96(%rdx)
-; AVX512-FCP-NEXT: vpmovdw %zmm5, (%rdx)
-; AVX512-FCP-NEXT: vpmovdw %zmm1, 32(%rdx)
-; AVX512-FCP-NEXT: vzeroupper
-; AVX512-FCP-NEXT: retq
-;
-; AVX512DQ-LABEL: load_i16_stride2_vf64:
-; AVX512DQ: # %bb.0:
-; AVX512DQ-NEXT: vmovdqa64 (%rdi), %zmm0
-; AVX512DQ-NEXT: vmovdqa64 64(%rdi), %zmm1
-; AVX512DQ-NEXT: vmovdqa64 128(%rdi), %zmm2
-; AVX512DQ-NEXT: vmovdqa64 192(%rdi), %zmm3
-; AVX512DQ-NEXT: vpmovdw %zmm1, %ymm4
-; AVX512DQ-NEXT: vpsrld $16, %zmm1, %zmm1
-; AVX512DQ-NEXT: vpsrld $16, %zmm0, %zmm5
-; AVX51...
[truncated]
``````````
</details>
https://github.com/llvm/llvm-project/pull/117579
More information about the llvm-commits
mailing list