[llvm] 87cc4b4 - [NFC] Fix buildbot fail by add riscv64-registered-target

[Piyou Chen via llvm-commits]

Author: Piyou Chen
Date: 2024-11-24T20:54:40-08:00
New Revision: 87cc4b48c08a627f330396f941b84671c5e591d5

URL: https://github.com/llvm/llvm-project/commit/87cc4b48c08a627f330396f941b84671c5e591d5
DIFF: https://github.com/llvm/llvm-project/commit/87cc4b48c08a627f330396f941b84671c5e591d5.diff

LOG: [NFC] Fix buildbot fail by add riscv64-registered-target

Added: 
    

Modified: 
    llvm/test/MachineVerifier/RISCV/subreg-liveness.mir

Removed: 
    


################################################################################
diff  --git a/llvm/test/MachineVerifier/RISCV/subreg-liveness.mir b/llvm/test/MachineVerifier/RISCV/subreg-liveness.mir
index cb73f500ddc218..c69bc1b5eca649 100644
--- a/llvm/test/MachineVerifier/RISCV/subreg-liveness.mir
+++ b/llvm/test/MachineVerifier/RISCV/subreg-liveness.mir
@@ -1,5 +1,6 @@
 # NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py UTC_ARGS: --version 5
 # RUN: llc -mtriple=riscv64 -mattr=+v -run-pass=none %s -o - | FileCheck %s
+# REQUIRES: riscv64-registered-target
 
 # During the MachineVerifier, it assumes that used registers have been defined
 # In this test case, while $v12_v13_v14_v15_v16 covers $v14_v15,