[llvm] [RISCV] Handle zeroinitializer of vector tuple Type (PR #113995)

[Brandon Wu via llvm-commits]

================
@@ -57,6 +57,28 @@ void RISCVDAGToDAGISel::PreprocessISelDAG() {
 
     SDValue Result;
     switch (N->getOpcode()) {
+    case ISD::BITCAST: {
----------------
4vtomat wrote:

But I think we don't model the hierarchy like `VRN2M2 <-> VRM4` right?

https://github.com/llvm/llvm-project/pull/113995