[clang] [llvm] [RISCV] Add TT-Ascalon-d8 processor (PR #115100)

Petr Penzin via llvm-commits llvm-commits at lists.llvm.org
Fri Nov 15 21:39:50 PST 2024

Previous message: [clang] [llvm] [RISCV] Add TT-Ascalon-d8 processor (PR #115100)
Next message: [llvm] [RISCV][GISel] Custom promote s32 G_SHL/ASHR/LSHR on RV64. (PR #115559)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

ppenzin wrote:

If we are all good, can someone merge this? I don't have write access.

https://github.com/llvm/llvm-project/pull/115100

Previous message: [clang] [llvm] [RISCV] Add TT-Ascalon-d8 processor (PR #115100)
Next message: [llvm] [RISCV][GISel] Custom promote s32 G_SHL/ASHR/LSHR on RV64. (PR #115559)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list