[llvm] [AArch64] Generate zeroing forms of certain SVE2.2 instructions (8/n) (PR #116023)

Jonathan Thackray via llvm-commits llvm-commits at lists.llvm.org
Wed Nov 13 05:01:26 PST 2024

Previous message: [llvm] [AArch64] Generate zeroing forms of certain SVE2.2 instructions (8/n) (PR #116023)
Next message: [llvm] [TargetLowering] Use Correct VT for Multi-out Asm (PR #116024)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/jthackray approved this pull request.

LGTM

https://github.com/llvm/llvm-project/pull/116023

Previous message: [llvm] [AArch64] Generate zeroing forms of certain SVE2.2 instructions (8/n) (PR #116023)
Next message: [llvm] [TargetLowering] Use Correct VT for Multi-out Asm (PR #116024)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list