[llvm] [AArch64] Optimise test of the LSB of a paired whileCC instruction (PR #81141)

Momchil Velikov via llvm-commits llvm-commits at lists.llvm.org
Wed Nov 13 01:33:30 PST 2024

Previous message: [llvm] [AArch64][GlobalISel] Legalize ptr shuffle vector to s64 (PR #116013)
Next message: [llvm] [LoopVectorize] Vectorize select-cmp reduction pattern for increasing integer induction variable (PR #67812)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/momchil-velikov closed https://github.com/llvm/llvm-project/pull/81141

Previous message: [llvm] [AArch64][GlobalISel] Legalize ptr shuffle vector to s64 (PR #116013)
Next message: [llvm] [LoopVectorize] Vectorize select-cmp reduction pattern for increasing integer induction variable (PR #67812)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list