[llvm] [AArch64] Define high bits of FPR and GPR registers (take 2) (PR #114827)

David Green via llvm-commits llvm-commits at lists.llvm.org
Mon Nov 11 03:50:36 PST 2024

Previous message: [llvm] [AArch64] Generate zeroing forms of certain SVE2.2 instructions (2/n) (PR #115709)
Next message: [llvm] [AArch64] Define high bits of FPR and GPR registers (take 2) (PR #114827)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/davemgreen commented:

The general register changes sound to me. 

https://github.com/llvm/llvm-project/pull/114827

Previous message: [llvm] [AArch64] Generate zeroing forms of certain SVE2.2 instructions (2/n) (PR #115709)
Next message: [llvm] [AArch64] Define high bits of FPR and GPR registers (take 2) (PR #114827)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list