[llvm] [AArch64] Define high bits of FPR and GPR registers. (PR #114263)

Matt Arsenault via llvm-commits llvm-commits at lists.llvm.org
Wed Oct 30 10:01:53 PDT 2024

Previous message: [llvm] [AArch64] Define high bits of FPR and GPR registers. (PR #114263)
Next message: [llvm] [AArch64] Define high bits of FPR and GPR registers. (PR #114263)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/arsenm commented:

Is it possible to split out the tablegen changes 

https://github.com/llvm/llvm-project/pull/114263

Previous message: [llvm] [AArch64] Define high bits of FPR and GPR registers. (PR #114263)
Next message: [llvm] [AArch64] Define high bits of FPR and GPR registers. (PR #114263)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list