[llvm] [RISCV][SLEEF]: Support SLEEF vector library for RISC-V target. (PR #114014)

Craig Topper via llvm-commits llvm-commits at lists.llvm.org
Tue Oct 29 11:04:37 PDT 2024


================
@@ -42,6 +42,7 @@ static ParseRet tryParseISA(StringRef &MangledName, VFISAKind &ISA) {
     ISA = StringSwitch<VFISAKind>(MangledName.take_front(1))
               .Case("n", VFISAKind::AdvancedSIMD)
               .Case("s", VFISAKind::SVE)
+              .Case("v", VFISAKind::RVV)
----------------
topperc wrote:

Is this letter choice internal to LLVM or is it agreement with SLEEF? I'm surprised we don't use "r" for RISC-V.

https://github.com/llvm/llvm-project/pull/114014


More information about the llvm-commits mailing list