[llvm] VirtRegRewriter: Add implicit register defs for live out undef lanes (PR #112679)

Matt Arsenault via llvm-commits llvm-commits at lists.llvm.org
Mon Oct 28 17:34:03 PDT 2024

Previous message: [llvm] 1ceccbb - VirtRegRewriter: Add implicit register defs for live out undef lanes (#112679)
Next message: [llvm] [CFI][LowerTypeTests] Fix indirect call with alias. (PR #113987)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/arsenm closed https://github.com/llvm/llvm-project/pull/112679

Previous message: [llvm] 1ceccbb - VirtRegRewriter: Add implicit register defs for live out undef lanes (#112679)
Next message: [llvm] [CFI][LowerTypeTests] Fix indirect call with alias. (PR #113987)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list