[llvm] [SPIR-V] Fix BB ordering & register lifetime (PR #111026)

[Steven Perron via llvm-commits]

Nathan =?utf-8?q?Gau=C3=ABr?= <brioche at google.com>,
Nathan =?utf-8?q?Gau=C3=ABr?= <brioche at google.com>,
Nathan =?utf-8?q?Gau=C3=ABr?= <brioche at google.com>
Message-ID:
In-Reply-To: <llvm.org/llvm/llvm-project/pull/111026 at github.com>


================
@@ -162,20 +163,30 @@ void SPIRVPassConfig::addIRPasses() {
   TargetPassConfig::addIRPasses();
 
   if (TM.getSubtargetImpl()->isVulkanEnv()) {
+    addPass(createRegToMemWrapperPass());
----------------
s-perron wrote:

Why do you call this twice? Can you simple do the second one?

https://github.com/llvm/llvm-project/pull/111026