[llvm] [ARM] Use proper types for these records. (PR #113370)
David Green via llvm-commits
llvm-commits at lists.llvm.org
Tue Oct 22 13:17:55 PDT 2024
================
@@ -4906,7 +4906,7 @@ let Predicates = [HasMatMulInt8] in {
}
multiclass SUDOTLane<bit Q, RegisterClass RegTy, ValueType AccumTy, ValueType InputTy, dag RHS>
- : N3VMixedDotLane<Q, 1, "vsudot", "u8", RegTy, AccumTy, InputTy, null_frag, null_frag> {
+ : N3VMixedDotLane<Q, 1, "vsudot", "u8", RegTy, AccumTy, InputTy, null_frag, (ins)> {
----------------
davemgreen wrote:
Is this an empty DAG?
https://github.com/llvm/llvm-project/pull/113370
More information about the llvm-commits
mailing list