[llvm] [SLP]Initial support for non-power-of-2 (but whole reg) vectorization for stores (PR #111194)

Simon Pilgrim via llvm-commits llvm-commits at lists.llvm.org
Wed Oct 9 06:33:48 PDT 2024

Previous message: [llvm] AMDGPU: Add instruction flags when lowering ctor/dtor (PR #111652)
Next message: [llvm] [SLP]Initial support for non-power-of-2 (but whole reg) vectorization for stores (PR #111194)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/RKSimon approved this pull request.

LGTM

https://github.com/llvm/llvm-project/pull/111194

Previous message: [llvm] AMDGPU: Add instruction flags when lowering ctor/dtor (PR #111652)
Next message: [llvm] [SLP]Initial support for non-power-of-2 (but whole reg) vectorization for stores (PR #111194)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list