[llvm] [CodeGen][MRI] Introduce synthetic register classes (PR #86006)

Christudasan Devadasan via llvm-commits llvm-commits at lists.llvm.org
Tue Oct 8 21:47:33 PDT 2024

Previous message: [llvm] [CodeGen][MRI] Introduce synthetic register classes (PR #86006)
Next message: [llvm] [AMDGPU] Add synthetic regclass WWM_VGPR_32 for wwm reg operands (PR #86008)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

cdevadas wrote:

Implemented wwm-register allocation using the alternate PR https://github.com/llvm/llvm-project/pull/93526 and this patch no longer needed.

https://github.com/llvm/llvm-project/pull/86006

Previous message: [llvm] [CodeGen][MRI] Introduce synthetic register classes (PR #86006)
Next message: [llvm] [AMDGPU] Add synthetic regclass WWM_VGPR_32 for wwm reg operands (PR #86008)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list