[llvm] [RISCV][GISEL][NFC] Make MRI a member in RISCVInstructionSelector (PR #110926)

[Craig Topper via llvm-commits]

================
@@ -509,19 +495,19 @@ static void getOperandsForBranch(Register CondReg, MachineRegisterInfo &MRI,
 bool RISCVInstructionSelector::select(MachineInstr &MI) {
   MachineBasicBlock &MBB = *MI.getParent();
   MachineFunction &MF = *MBB.getParent();
-  MachineRegisterInfo &MRI = MF.getRegInfo();
+  MRI = &MF.getRegInfo();
----------------
topperc wrote:

Where other targets appears to just be AMDGPU and SPIRV?

https://github.com/llvm/llvm-project/pull/110926