[llvm] d7e0c08 - [RISCV][GISEL] regbankselect for G_VMCLR_VL (#110746)
via llvm-commits
llvm-commits at lists.llvm.org
Tue Oct 1 18:17:01 PDT 2024
Author: Michael Maitland
Date: 2024-10-01T21:16:58-04:00
New Revision: d7e0c08ab9bfa73b27c734d37ca57780a3d397cb
URL: https://github.com/llvm/llvm-project/commit/d7e0c08ab9bfa73b27c734d37ca57780a3d397cb
DIFF: https://github.com/llvm/llvm-project/commit/d7e0c08ab9bfa73b27c734d37ca57780a3d397cb.diff
LOG: [RISCV][GISEL] regbankselect for G_VMCLR_VL (#110746)
These are genereated when legalizing G_SPLAT_VECTOR
Added:
llvm/test/CodeGen/RISCV/GlobalISel/regbankselect/rvv/vmclr.mir
Modified:
Removed:
################################################################################
diff --git a/llvm/test/CodeGen/RISCV/GlobalISel/regbankselect/rvv/vmclr.mir b/llvm/test/CodeGen/RISCV/GlobalISel/regbankselect/rvv/vmclr.mir
new file mode 100644
index 00000000000000..f12818227119be
--- /dev/null
+++ b/llvm/test/CodeGen/RISCV/GlobalISel/regbankselect/rvv/vmclr.mir
@@ -0,0 +1,149 @@
+# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py UTC_ARGS: --version 5
+# RUN: llc -mtriple=riscv32 -mattr=+m,+v -run-pass=regbankselect \
+# RUN: -disable-gisel-legality-check -simplify-mir -verify-machineinstrs %s \
+# RUN: -o - | FileCheck -check-prefix=RV32I %s
+# RUN: llc -mtriple=riscv64 -mattr=+m,+v -run-pass=regbankselect \
+# RUN: -disable-gisel-legality-check -simplify-mir -verify-machineinstrs %s \
+# RUN: -o - | FileCheck -check-prefix=RV64I %s
+
+---
+name: splat_zero_nxv1i1
+legalized: true
+regBankSelected: false
+body: |
+ bb.1:
+ ; RV32I-LABEL: name: splat_zero_nxv1i1
+ ; RV32I: [[VMCLR_VL:%[0-9]+]]:vrb(<vscale x 1 x s1>) = G_VMCLR_VL $x0
+ ; RV32I-NEXT: $v0 = COPY [[VMCLR_VL]](<vscale x 1 x s1>)
+ ; RV32I-NEXT: PseudoRET implicit $v0
+ ;
+ ; RV64I-LABEL: name: splat_zero_nxv1i1
+ ; RV64I: [[VMCLR_VL:%[0-9]+]]:vrb(<vscale x 1 x s1>) = G_VMCLR_VL $x0
+ ; RV64I-NEXT: $v0 = COPY [[VMCLR_VL]](<vscale x 1 x s1>)
+ ; RV64I-NEXT: PseudoRET implicit $v0
+ %0:_(<vscale x 1 x s1>) = G_VMCLR_VL $x0
+ $v0 = COPY %0(<vscale x 1 x s1>)
+ PseudoRET implicit $v0
+
+...
+---
+name: splat_zero_nxv2i1
+legalized: true
+regBankSelected: false
+body: |
+ bb.1:
+ ; RV32I-LABEL: name: splat_zero_nxv2i1
+ ; RV32I: [[VMCLR_VL:%[0-9]+]]:vrb(<vscale x 2 x s1>) = G_VMCLR_VL $x0
+ ; RV32I-NEXT: $v0 = COPY [[VMCLR_VL]](<vscale x 2 x s1>)
+ ; RV32I-NEXT: PseudoRET implicit $v0
+ ;
+ ; RV64I-LABEL: name: splat_zero_nxv2i1
+ ; RV64I: [[VMCLR_VL:%[0-9]+]]:vrb(<vscale x 2 x s1>) = G_VMCLR_VL $x0
+ ; RV64I-NEXT: $v0 = COPY [[VMCLR_VL]](<vscale x 2 x s1>)
+ ; RV64I-NEXT: PseudoRET implicit $v0
+ %0:_(<vscale x 2 x s1>) = G_VMCLR_VL $x0
+ $v0 = COPY %0(<vscale x 2 x s1>)
+ PseudoRET implicit $v0
+
+...
+---
+name: splat_zero_nxv4i1
+legalized: true
+regBankSelected: false
+body: |
+ bb.1:
+ ; RV32I-LABEL: name: splat_zero_nxv4i1
+ ; RV32I: [[VMCLR_VL:%[0-9]+]]:vrb(<vscale x 4 x s1>) = G_VMCLR_VL $x0
+ ; RV32I-NEXT: $v0 = COPY [[VMCLR_VL]](<vscale x 4 x s1>)
+ ; RV32I-NEXT: PseudoRET implicit $v0
+ ;
+ ; RV64I-LABEL: name: splat_zero_nxv4i1
+ ; RV64I: [[VMCLR_VL:%[0-9]+]]:vrb(<vscale x 4 x s1>) = G_VMCLR_VL $x0
+ ; RV64I-NEXT: $v0 = COPY [[VMCLR_VL]](<vscale x 4 x s1>)
+ ; RV64I-NEXT: PseudoRET implicit $v0
+ %0:_(<vscale x 4 x s1>) = G_VMCLR_VL $x0
+ $v0 = COPY %0(<vscale x 4 x s1>)
+ PseudoRET implicit $v0
+
+...
+---
+name: splat_zero_nxv8i1
+legalized: true
+regBankSelected: false
+body: |
+ bb.1:
+ ; RV32I-LABEL: name: splat_zero_nxv8i1
+ ; RV32I: [[VMCLR_VL:%[0-9]+]]:vrb(<vscale x 8 x s1>) = G_VMCLR_VL $x0
+ ; RV32I-NEXT: $v0 = COPY [[VMCLR_VL]](<vscale x 8 x s1>)
+ ; RV32I-NEXT: PseudoRET implicit $v0
+ ;
+ ; RV64I-LABEL: name: splat_zero_nxv8i1
+ ; RV64I: [[VMCLR_VL:%[0-9]+]]:vrb(<vscale x 8 x s1>) = G_VMCLR_VL $x0
+ ; RV64I-NEXT: $v0 = COPY [[VMCLR_VL]](<vscale x 8 x s1>)
+ ; RV64I-NEXT: PseudoRET implicit $v0
+ %0:_(<vscale x 8 x s1>) = G_VMCLR_VL $x0
+ $v0 = COPY %0(<vscale x 8 x s1>)
+ PseudoRET implicit $v0
+
+...
+---
+name: splat_zero_nxv16i1
+legalized: true
+regBankSelected: false
+body: |
+ bb.1:
+ ; RV32I-LABEL: name: splat_zero_nxv16i1
+ ; RV32I: [[VMCLR_VL:%[0-9]+]]:vrb(<vscale x 16 x s1>) = G_VMCLR_VL $x0
+ ; RV32I-NEXT: $v0 = COPY [[VMCLR_VL]](<vscale x 16 x s1>)
+ ; RV32I-NEXT: PseudoRET implicit $v0
+ ;
+ ; RV64I-LABEL: name: splat_zero_nxv16i1
+ ; RV64I: [[VMCLR_VL:%[0-9]+]]:vrb(<vscale x 16 x s1>) = G_VMCLR_VL $x0
+ ; RV64I-NEXT: $v0 = COPY [[VMCLR_VL]](<vscale x 16 x s1>)
+ ; RV64I-NEXT: PseudoRET implicit $v0
+ %0:_(<vscale x 16 x s1>) = G_VMCLR_VL $x0
+ $v0 = COPY %0(<vscale x 16 x s1>)
+ PseudoRET implicit $v0
+
+...
+---
+name: splat_zero_nxv32i1
+legalized: true
+regBankSelected: false
+body: |
+ bb.1:
+ ; RV32I-LABEL: name: splat_zero_nxv32i1
+ ; RV32I: [[VMCLR_VL:%[0-9]+]]:vrb(<vscale x 32 x s1>) = G_VMCLR_VL $x0
+ ; RV32I-NEXT: $v0 = COPY [[VMCLR_VL]](<vscale x 32 x s1>)
+ ; RV32I-NEXT: PseudoRET implicit $v0
+ ;
+ ; RV64I-LABEL: name: splat_zero_nxv32i1
+ ; RV64I: [[VMCLR_VL:%[0-9]+]]:vrb(<vscale x 32 x s1>) = G_VMCLR_VL $x0
+ ; RV64I-NEXT: $v0 = COPY [[VMCLR_VL]](<vscale x 32 x s1>)
+ ; RV64I-NEXT: PseudoRET implicit $v0
+ %0:_(<vscale x 32 x s1>) = G_VMCLR_VL $x0
+ $v0 = COPY %0(<vscale x 32 x s1>)
+ PseudoRET implicit $v0
+
+...
+---
+name: splat_zero_nxv64i1
+legalized: true
+regBankSelected: false
+body: |
+ bb.1:
+ ; RV32I-LABEL: name: splat_zero_nxv64i1
+ ; RV32I: [[VMCLR_VL:%[0-9]+]]:vrb(<vscale x 64 x s1>) = G_VMCLR_VL $x0
+ ; RV32I-NEXT: $v0 = COPY [[VMCLR_VL]](<vscale x 64 x s1>)
+ ; RV32I-NEXT: PseudoRET implicit $v0
+ ;
+ ; RV64I-LABEL: name: splat_zero_nxv64i1
+ ; RV64I: [[VMCLR_VL:%[0-9]+]]:vrb(<vscale x 64 x s1>) = G_VMCLR_VL $x0
+ ; RV64I-NEXT: $v0 = COPY [[VMCLR_VL]](<vscale x 64 x s1>)
+ ; RV64I-NEXT: PseudoRET implicit $v0
+ %0:_(<vscale x 64 x s1>) = G_VMCLR_VL $x0
+ $v0 = COPY %0(<vscale x 64 x s1>)
+ PseudoRET implicit $v0
+
+...
+
More information about the llvm-commits
mailing list