[llvm] [Analysis] Teach isDereferenceableAndAlignedInLoop about SCEV predicates (PR #106562)

Florian Hahn via llvm-commits llvm-commits at lists.llvm.org
Sun Sep 22 11:24:13 PDT 2024

Previous message: [llvm] [Analysis] Teach isDereferenceableAndAlignedInLoop about SCEV predicates (PR #106562)
Next message: [llvm] [PowerPC] Utilize getReservedRegs to find asm clobberable registers. (PR #107863)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/fhahn approved this pull request.

LGTM, thanks!

https://github.com/llvm/llvm-project/pull/106562

Previous message: [llvm] [Analysis] Teach isDereferenceableAndAlignedInLoop about SCEV predicates (PR #106562)
Next message: [llvm] [PowerPC] Utilize getReservedRegs to find asm clobberable registers. (PR #107863)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list