[llvm] [TTI][RISCV] Unconditionally break critical edges to sink ADDI (PR #108889)

[Craig Topper via llvm-commits]

================
@@ -78,6 +78,10 @@ class RISCVInstrInfo : public RISCVGenInstrInfo {
 
   bool isReallyTriviallyReMaterializable(const MachineInstr &MI) const override;
 
+  bool shouldBreakCriticalEdgeToSink(MachineInstr &MI) const override {
+    return MI.getOpcode() == RISCV::ADDI;
----------------
topperc wrote:

Is this always an ADDI with X0 source?

https://github.com/llvm/llvm-project/pull/108889