[llvm] [llvm][RISCV] Support RISCV vector tuple CodeGen and Calling Convention (PR #97995)

Brandon Wu via llvm-commits llvm-commits at lists.llvm.org
Sat Aug 31 04:28:44 PDT 2024

Previous message: [llvm] db67a66 - Revert "[RISCV] RISCV vector calling convention (2/2)" (#97994)
Next message: [llvm] 9e86d4f - Revert "[SLP]Initial support for non-power-of-2 (but still whole register) number of elements in operands."
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/4vtomat closed https://github.com/llvm/llvm-project/pull/97995

Previous message: [llvm] db67a66 - Revert "[RISCV] RISCV vector calling convention (2/2)" (#97994)
Next message: [llvm] 9e86d4f - Revert "[SLP]Initial support for non-power-of-2 (but still whole register) number of elements in operands."
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list