[llvm] [ARM] Don't use -1 as invalid register number in assembly parser. (PR #106666)
Craig Topper via llvm-commits
llvm-commits at lists.llvm.org
Thu Aug 29 22:50:55 PDT 2024
================
@@ -4634,7 +4633,7 @@ bool ARMAsmParser::parseRegisterList(OperandVector &Operands, bool EnforceOrder,
Reg = getDRegFromQReg(Reg);
EReg = MRI->getEncodingValue(Reg);
Registers.emplace_back(EReg, Reg);
- ++Reg;
+ Reg = Reg + 1;
----------------
topperc wrote:
Should we add a operator++ to MCRegister?
https://github.com/llvm/llvm-project/pull/106666
More information about the llvm-commits
mailing list