[llvm] [PowerPC] Improve pwr7 codegen for v4i8 load (PR #104507)
via llvm-commits
llvm-commits at lists.llvm.org
Thu Aug 29 12:17:02 PDT 2024
================
@@ -11490,13 +11490,38 @@ SDValue PPCTargetLowering::LowerIS_FPCLASS(SDValue Op,
SDValue PPCTargetLowering::LowerSCALAR_TO_VECTOR(SDValue Op,
SelectionDAG &DAG) const {
SDLoc dl(Op);
+
+ MachineFunction &MF = DAG.getMachineFunction();
+ SDValue Op0 = Op.getOperand(0);
+ ReuseLoadInfo RLI;
+ if (Subtarget.hasVSX() && Op.getValueType() == MVT::v4i32 &&
----------------
RolandF77 wrote:
The check for VSX was actually for the use of xxspltw. I was assuming anything with vectors had lfiwax, but there's no harm in checking.
https://github.com/llvm/llvm-project/pull/104507
More information about the llvm-commits
mailing list