[llvm] [AArch64][SelectionDAG] Implement vector splitting for histogram intrinsic (PR #103037)
Max Beck-Jones via llvm-commits
llvm-commits at lists.llvm.org
Wed Aug 28 10:43:32 PDT 2024
================
@@ -4274,6 +4277,31 @@ SDValue DAGTypeLegalizer::SplitVecOp_VP_CttzElements(SDNode *N) {
DAG.getNode(ISD::ADD, DL, ResVT, VLo, ResHi));
}
+SDValue DAGTypeLegalizer::SplitVecOp_VECTOR_HISTOGRAM(SDNode *N) {
+ MaskedHistogramSDNode *HG = cast<MaskedHistogramSDNode>(N);
+ SDLoc DL(HG);
+ SDValue Chain = HG->getChain();
----------------
DevM-uk wrote:
Done.
https://github.com/llvm/llvm-project/pull/103037
More information about the llvm-commits
mailing list