[llvm] [MIPS] Fix wrong errors being emitted when rejecting certain assembly… (PR #94695)

[via llvm-commits]

github-actions[bot] wrote:

<!--LLVM CODE FORMAT COMMENT: {clang-format}-->


:warning: C/C++ code formatter, clang-format found issues in your code. :warning:

<details>
<summary>
You can test this locally with the following command:
</summary>

``````````bash
git-clang-format --diff 92a870888c2d19f0004d2d0bc90730559c6bf0f4 a480995ec9ebaccb5e462c7e2b0d47f568edf7af --extensions cpp -- llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp
``````````

</details>

<details>
<summary>
View the diff from clang-format here.
</summary>

``````````diff
diff --git a/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp b/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp
index 146f64c751c..0f6981fafce 100644
--- a/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp
+++ b/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp
@@ -6412,7 +6412,7 @@ bool MipsAsmParser::parseOperand(OperandVector &Operands, StringRef Mnemonic) {
   // custom parse the operand, or fallback to the general approach.
   // Setting the third parameter to true tells the parser to keep parsing even
   // if the operands are not supported with the current feature set. In this
-  // case, the instruction matcher will output a "instruction requires a CPU 
+  // case, the instruction matcher will output a "instruction requires a CPU
   // feature not currently enabled" error. If this were false, the parser would
   // stop here and output a less useful "invalid operand" error.
   ParseStatus Res = MatchOperandParserImpl(Operands, Mnemonic, true);

``````````

</details>


https://github.com/llvm/llvm-project/pull/94695