[clang] [llvm] [RISC-V] Make EmitRISCVCpuSupports accept multiple features (PR #104917)

[Craig Topper via llvm-commits]

================
@@ -21,6 +21,10 @@
 
 namespace llvm {
 
+namespace RISCV {
+static constexpr unsigned FeatureBitSize = 2;
----------------
topperc wrote:

Can we put this in RISCVISAInfo? It describes the maximum value returned by RISCVISAInfo::getRISCVFeaturesBitsInfo.

https://github.com/llvm/llvm-project/pull/104917