[llvm] [DAG] isKnownNeverZero - add more cases for UDIV, SDIV, SRA, and SRL operations (PR #89522)

Matt Arsenault via llvm-commits llvm-commits at lists.llvm.org
Fri Aug 16 11:38:43 PDT 2024

Previous message: [llvm] [DAG] isKnownNeverZero - add more cases for UDIV, SDIV, SRA, and SRL operations (PR #89522)
Next message: [llvm] 51ede55 - Re-Apply "[DXIL][Analysis] Implement enough of DXILResourceAnalysis for buffers" (#104517)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/arsenm edited https://github.com/llvm/llvm-project/pull/89522

Previous message: [llvm] [DAG] isKnownNeverZero - add more cases for UDIV, SDIV, SRA, and SRL operations (PR #89522)
Next message: [llvm] 51ede55 - Re-Apply "[DXIL][Analysis] Implement enough of DXILResourceAnalysis for buffers" (#104517)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list