[llvm] [AArch64] optimise SVE prefetch intrinsics with no active lanes (PR #103052)

[via llvm-commits]

Lukacma wrote:

This patch comes from splitting #86651 into multiple patches as requested in review of that patch

https://github.com/llvm/llvm-project/pull/103052