[llvm] [RISCV] Add scheduling model for Syntacore SCR4 and SCR5 (PR #102909)
via llvm-commits
llvm-commits at lists.llvm.org
Mon Aug 12 07:17:45 PDT 2024
llvmbot wrote:
<!--LLVM PR SUMMARY COMMENT-->
@llvm/pr-subscribers-backend-risc-v
Author: Anton Sidorenko (asi-sc)
<details>
<summary>Changes</summary>
Syntacore SCR4 is a microcontroller-class processor core that has much in common
with SCR3, but also supports F and D extensions.
Overview: https://syntacore.com/products/scr4
Syntacore SCR5 is an entry-level Linux-capable 32/64-bit RISC-V processor core
which scheduling model almost match SCR4.
Overview: https://syntacore.com/products/scr5
Co-authored-by: Dmitrii Petrov <dmitrii.petrov@<!-- -->syntacore.com>
Co-authored-by: Anton Afanasyev <anton.afanasyev@<!-- -->syntacore.com>
---
Patch is 55.54 KiB, truncated to 20.00 KiB below, full version: https://github.com/llvm/llvm-project/pull/102909.diff
9 Files Affected:
- (modified) llvm/lib/Target/RISCV/RISCV.td (+1-1)
- (modified) llvm/lib/Target/RISCV/RISCVProcessors.td (+4-4)
- (removed) llvm/lib/Target/RISCV/RISCVSchedSyntacoreSCR3.td (-189)
- (added) llvm/lib/Target/RISCV/RISCVSchedSyntacoreSCR345.td (+449)
- (removed) llvm/test/tools/llvm-mca/RISCV/SyntacoreSCR/SCR3-ALU.s (-91)
- (removed) llvm/test/tools/llvm-mca/RISCV/SyntacoreSCR/SCR3-LSU.s (-57)
- (added) llvm/test/tools/llvm-mca/RISCV/SyntacoreSCR/SCR3_4_5-ALU.s (+164)
- (added) llvm/test/tools/llvm-mca/RISCV/SyntacoreSCR/SCR3_4_5-LSU.s (+176)
- (added) llvm/test/tools/llvm-mca/RISCV/SyntacoreSCR/SCR4_5-FPU.s (+161)
``````````diff
diff --git a/llvm/lib/Target/RISCV/RISCV.td b/llvm/lib/Target/RISCV/RISCV.td
index d96fafbe608077..c58ebeeafe13f5 100644
--- a/llvm/lib/Target/RISCV/RISCV.td
+++ b/llvm/lib/Target/RISCV/RISCV.td
@@ -51,7 +51,7 @@ include "RISCVSchedSiFive7.td"
include "RISCVSchedSiFiveP400.td"
include "RISCVSchedSiFiveP600.td"
include "RISCVSchedSyntacoreSCR1.td"
-include "RISCVSchedSyntacoreSCR3.td"
+include "RISCVSchedSyntacoreSCR345.td"
include "RISCVSchedXiangShanNanHu.td"
//===----------------------------------------------------------------------===//
diff --git a/llvm/lib/Target/RISCV/RISCVProcessors.td b/llvm/lib/Target/RISCV/RISCVProcessors.td
index 8ba649614a19c0..640fe9670d542b 100644
--- a/llvm/lib/Target/RISCV/RISCVProcessors.td
+++ b/llvm/lib/Target/RISCV/RISCVProcessors.td
@@ -333,7 +333,7 @@ def SYNTACORE_SCR3_RV64 : RISCVProcessorModel<"syntacore-scr3-rv64",
[TuneNoDefaultUnroll, FeaturePostRAScheduler]>;
def SYNTACORE_SCR4_RV32 : RISCVProcessorModel<"syntacore-scr4-rv32",
- NoSchedModel,
+ SyntacoreSCR4RV32Model,
[Feature32Bit,
FeatureStdExtI,
FeatureStdExtZicsr,
@@ -345,7 +345,7 @@ def SYNTACORE_SCR4_RV32 : RISCVProcessorModel<"syntacore-scr4-rv32",
[TuneNoDefaultUnroll, FeaturePostRAScheduler]>;
def SYNTACORE_SCR4_RV64 : RISCVProcessorModel<"syntacore-scr4-rv64",
- NoSchedModel,
+ SyntacoreSCR4RV64Model,
[Feature64Bit,
FeatureStdExtI,
FeatureStdExtZicsr,
@@ -358,7 +358,7 @@ def SYNTACORE_SCR4_RV64 : RISCVProcessorModel<"syntacore-scr4-rv64",
[TuneNoDefaultUnroll, FeaturePostRAScheduler]>;
def SYNTACORE_SCR5_RV32 : RISCVProcessorModel<"syntacore-scr5-rv32",
- NoSchedModel,
+ SyntacoreSCR5RV32Model,
[Feature32Bit,
FeatureStdExtI,
FeatureStdExtZicsr,
@@ -371,7 +371,7 @@ def SYNTACORE_SCR5_RV32 : RISCVProcessorModel<"syntacore-scr5-rv32",
[TuneNoDefaultUnroll, FeaturePostRAScheduler]>;
def SYNTACORE_SCR5_RV64 : RISCVProcessorModel<"syntacore-scr5-rv64",
- NoSchedModel,
+ SyntacoreSCR5RV64Model,
[Feature64Bit,
FeatureStdExtI,
FeatureStdExtZicsr,
diff --git a/llvm/lib/Target/RISCV/RISCVSchedSyntacoreSCR3.td b/llvm/lib/Target/RISCV/RISCVSchedSyntacoreSCR3.td
deleted file mode 100644
index 607637bc0de596..00000000000000
--- a/llvm/lib/Target/RISCV/RISCVSchedSyntacoreSCR3.td
+++ /dev/null
@@ -1,189 +0,0 @@
-//==- RISCVSchedSyntacoreSCR3.td - Syntacore SCR3 Scheduling Definitions -*- tablegen -*-=//
-//
-// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
-// See https://llvm.org/LICENSE.txt for license information.
-// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
-//
-//===----------------------------------------------------------------------===//
-
-//===----------------------------------------------------------------------===//
-
-// This model covers SYNTACORE_SCR3_RV32IMC and SYNTACORE_RV64IMAC
-// configurations (syntacore-scr3-rv32/64).
-// Overview: https://syntacore.com/products/scr3
-
-// SCR3 is single-issue in-order processor
-class SyntacoreSCR3Model : SchedMachineModel {
- let MicroOpBufferSize = 0;
- let IssueWidth = 1;
- let LoadLatency = 2;
- let MispredictPenalty = 3;
- let CompleteModel = 0;
- let UnsupportedFeatures = [HasStdExtD, HasStdExtZbkb, HasStdExtZbkc, HasStdExtZbkx,
- HasStdExtZknd, HasStdExtZkne, HasStdExtZknh,
- HasStdExtZksed, HasStdExtZksh, HasStdExtZkr,
- HasVInstructions];
-}
-
-// Branching
-multiclass SCR3_Branching<ProcResourceKind BRU> {
- def : WriteRes<WriteJmp, [BRU]>;
- def : WriteRes<WriteJal, [BRU]>;
- def : WriteRes<WriteJalr, [BRU]>;
-}
-
-// Single-cycle integer arithmetic and logic
-multiclass SCR3_IntALU<ProcResourceKind ALU> {
- def : WriteRes<WriteIALU, [ALU]>;
- def : WriteRes<WriteIALU32, [ALU]>;
- def : WriteRes<WriteShiftImm, [ALU]>;
- def : WriteRes<WriteShiftImm32, [ALU]>;
- def : WriteRes<WriteShiftReg, [ALU]>;
- def : WriteRes<WriteShiftReg32, [ALU]>;
-}
-
-// Integer multiplication
-multiclass SCR3_IntMul<ProcResourceKind MUL> {
- let Latency = 2 in {
- def : WriteRes<WriteIMul, [MUL]>;
- def : WriteRes<WriteIMul32, [MUL]>;
- }
-}
-
-// Integer division
-multiclass SCR3_IntDiv<ProcResourceKind DIV, int DivLatency> {
- let Latency = DivLatency, ReleaseAtCycles = [DivLatency] in {
- def : WriteRes<WriteIDiv, [DIV]>;
- def : WriteRes<WriteIDiv32, [DIV]>;
- def : WriteRes<WriteIRem, [DIV]>;
- def : WriteRes<WriteIRem32, [DIV]>;
- }
-}
-
-// Load/store instructions on SCR3 have latency 2
-multiclass SCR3_Memory<ProcResourceKind LSU> {
- let Latency = 2 in {
- def : WriteRes<WriteSTB, [LSU]>;
- def : WriteRes<WriteSTH, [LSU]>;
- def : WriteRes<WriteSTW, [LSU]>;
- def : WriteRes<WriteSTD, [LSU]>;
- def : WriteRes<WriteLDB, [LSU]>;
- def : WriteRes<WriteLDH, [LSU]>;
- def : WriteRes<WriteLDW, [LSU]>;
- def : WriteRes<WriteLDD, [LSU]>;
- }
-}
-
-// Atomic memory
-multiclass SCR3_AtomicMemory<ProcResourceKind LSU> {
- let Latency = 20 in {
- def : WriteRes<WriteAtomicLDW, [LSU]>;
- def : WriteRes<WriteAtomicLDD, [LSU]>;
- def : WriteRes<WriteAtomicW, [LSU]>;
- def : WriteRes<WriteAtomicD, [LSU]>;
- def : WriteRes<WriteAtomicSTW, [LSU]>;
- def : WriteRes<WriteAtomicSTD, [LSU]>;
- }
-}
-
-// Others
-multiclass SCR3_Other {
- def : WriteRes<WriteCSR, []>;
- def : WriteRes<WriteNop, []>;
-
- def : InstRW<[WriteIALU], (instrs COPY)>;
-}
-
-
-multiclass SCR3_Unsupported {
- defm : UnsupportedSchedD;
- defm : UnsupportedSchedF;
- defm : UnsupportedSchedSFB;
- defm : UnsupportedSchedV;
- defm : UnsupportedSchedXsfvcp;
- defm : UnsupportedSchedZabha;
- defm : UnsupportedSchedZba;
- defm : UnsupportedSchedZbb;
- defm : UnsupportedSchedZbc;
- defm : UnsupportedSchedZbs;
- defm : UnsupportedSchedZbkb;
- defm : UnsupportedSchedZbkx;
- defm : UnsupportedSchedZfa;
- defm : UnsupportedSchedZfh;
- defm : UnsupportedSchedZvk;
-}
-
-// Bypasses (none)
-multiclass SCR3_NoReadAdvances {
- def : ReadAdvance<ReadJmp, 0>;
- def : ReadAdvance<ReadJalr, 0>;
- def : ReadAdvance<ReadCSR, 0>;
- def : ReadAdvance<ReadStoreData, 0>;
- def : ReadAdvance<ReadMemBase, 0>;
- def : ReadAdvance<ReadIALU, 0>;
- def : ReadAdvance<ReadIALU32, 0>;
- def : ReadAdvance<ReadShiftImm, 0>;
- def : ReadAdvance<ReadShiftImm32, 0>;
- def : ReadAdvance<ReadShiftReg, 0>;
- def : ReadAdvance<ReadShiftReg32, 0>;
- def : ReadAdvance<ReadIDiv, 0>;
- def : ReadAdvance<ReadIDiv32, 0>;
- def : ReadAdvance<ReadIRem, 0>;
- def : ReadAdvance<ReadIRem32, 0>;
- def : ReadAdvance<ReadIMul, 0>;
- def : ReadAdvance<ReadIMul32, 0>;
- def : ReadAdvance<ReadAtomicWA, 0>;
- def : ReadAdvance<ReadAtomicWD, 0>;
- def : ReadAdvance<ReadAtomicDA, 0>;
- def : ReadAdvance<ReadAtomicDD, 0>;
- def : ReadAdvance<ReadAtomicLDW, 0>;
- def : ReadAdvance<ReadAtomicLDD, 0>;
- def : ReadAdvance<ReadAtomicSTW, 0>;
- def : ReadAdvance<ReadAtomicSTD, 0>;
-}
-
-def SyntacoreSCR3RV32Model : SyntacoreSCR3Model;
-
-let SchedModel = SyntacoreSCR3RV32Model in {
- let BufferSize = 0 in {
- def SCR3RV32_ALU : ProcResource<1>;
- def SCR3RV32_MUL : ProcResource<1>;
- def SCR3RV32_DIV : ProcResource<1>;
- def SCR3RV32_LSU : ProcResource<1>;
- def SCR3RV32_CFU : ProcResource<1>;
- }
-
- defm : SCR3_Branching<SCR3RV32_CFU>;
- defm : SCR3_IntALU<SCR3RV32_ALU>;
- defm : SCR3_IntMul<SCR3RV32_MUL>;
- defm : SCR3_IntDiv<SCR3RV32_DIV, /* div latency = */ 8>;
- defm : SCR3_Memory<SCR3RV32_LSU>;
- defm : SCR3_AtomicMemory<SCR3RV32_LSU>;
- defm : SCR3_Other;
-
- defm : SCR3_Unsupported;
- defm : SCR3_NoReadAdvances;
-}
-
-def SyntacoreSCR3RV64Model : SyntacoreSCR3Model;
-
-let SchedModel = SyntacoreSCR3RV64Model in {
- let BufferSize = 0 in {
- def SCR3RV64_ALU : ProcResource<1>;
- def SCR3RV64_MUL : ProcResource<1>;
- def SCR3RV64_DIV : ProcResource<1>;
- def SCR3RV64_LSU : ProcResource<1>;
- def SCR3RV64_CFU : ProcResource<1>;
- }
-
- defm : SCR3_Branching<SCR3RV64_CFU>;
- defm : SCR3_IntALU<SCR3RV64_ALU>;
- defm : SCR3_IntMul<SCR3RV64_MUL>;
- defm : SCR3_IntDiv<SCR3RV64_DIV, /* div latency = */ 11>;
- defm : SCR3_Memory<SCR3RV64_LSU>;
- defm : SCR3_AtomicMemory<SCR3RV64_LSU>;
- defm : SCR3_Other;
-
- defm : SCR3_Unsupported;
- defm : SCR3_NoReadAdvances;
-}
diff --git a/llvm/lib/Target/RISCV/RISCVSchedSyntacoreSCR345.td b/llvm/lib/Target/RISCV/RISCVSchedSyntacoreSCR345.td
new file mode 100644
index 00000000000000..7c2c01e46f8c3a
--- /dev/null
+++ b/llvm/lib/Target/RISCV/RISCVSchedSyntacoreSCR345.td
@@ -0,0 +1,449 @@
+//==- RISCVSchedSyntacoreSCR345.td - Syntacore SCR3, SCR4, SCR5 Scheduling Definitions -*- tablegen -*-=//
+//
+// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
+// See https://llvm.org/LICENSE.txt for license information.
+// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
+//
+//===----------------------------------------------------------------------===//
+
+//===----------------------------------------------------------------------===//
+
+// This file covers scheduling models for Syntacore SCR3, SCR4 and SCR5 processors.
+// Configurations:
+// * SCR3 rv32imc and rv64imac, overview https://syntacore.com/products/scr3
+// * SCR4 rv32imfdc and rv64imafdc, overview https://syntacore.com/products/scr4
+// * SCR5 rv32imafdc and rv64imafdc, overview https://syntacore.com/products/scr5
+
+// SCR3-5 are single-issue in-order processors
+class SyntacoreSchedModel : SchedMachineModel {
+ let MicroOpBufferSize = 0;
+ let IssueWidth = 1;
+ let MispredictPenalty = 3;
+ let CompleteModel = 0;
+ let UnsupportedFeatures = [HasStdExtZbkb, HasStdExtZbkc, HasStdExtZbkx,
+ HasStdExtZknd, HasStdExtZkne, HasStdExtZknh,
+ HasStdExtZksed, HasStdExtZksh, HasStdExtZkr,
+ HasVInstructions];
+}
+
+// Branching
+multiclass SCR_Branching<ProcResourceKind BRU> {
+ def : WriteRes<WriteJmp, [BRU]>;
+ def : WriteRes<WriteJal, [BRU]>;
+ def : WriteRes<WriteJalr, [BRU]>;
+}
+
+// Single-cycle integer arithmetic and logic
+multiclass SCR_IntALU<ProcResourceKind ALU> {
+ def : WriteRes<WriteIALU, [ALU]>;
+ def : WriteRes<WriteIALU32, [ALU]>;
+ def : WriteRes<WriteShiftImm, [ALU]>;
+ def : WriteRes<WriteShiftImm32, [ALU]>;
+ def : WriteRes<WriteShiftReg, [ALU]>;
+ def : WriteRes<WriteShiftReg32, [ALU]>;
+}
+
+// Integer multiplication
+multiclass SCR_IntMul<ProcResourceKind MUL> {
+ let Latency = 2 in {
+ def : WriteRes<WriteIMul, [MUL]>;
+ def : WriteRes<WriteIMul32, [MUL]>;
+ }
+}
+
+// Integer division
+multiclass SCR_IntDiv<ProcResourceKind DIV, int DivLatency> {
+ let Latency = DivLatency, ReleaseAtCycles = [DivLatency] in {
+ def : WriteRes<WriteIDiv, [DIV]>;
+ def : WriteRes<WriteIDiv32, [DIV]>;
+ def : WriteRes<WriteIRem, [DIV]>;
+ def : WriteRes<WriteIRem32, [DIV]>;
+ }
+}
+
+// Load/store instructions
+multiclass SCR_BasicMemory<ProcResourceKind LSU, int LoadStoreLatency> {
+ let Latency = LoadStoreLatency in {
+ def : WriteRes<WriteSTB, [LSU]>;
+ def : WriteRes<WriteSTH, [LSU]>;
+ def : WriteRes<WriteSTW, [LSU]>;
+ def : WriteRes<WriteSTD, [LSU]>;
+ def : WriteRes<WriteLDB, [LSU]>;
+ def : WriteRes<WriteLDH, [LSU]>;
+ def : WriteRes<WriteLDW, [LSU]>;
+ def : WriteRes<WriteLDD, [LSU]>;
+ }
+}
+
+// Floating-point load/store instructions
+multiclass SCR_FPMemory<ProcResourceKind LSU, int FPLoadStoreLatency> {
+ let Latency = FPLoadStoreLatency in {
+ def : WriteRes<WriteFST32, [LSU]>;
+ def : WriteRes<WriteFST64, [LSU]>;
+ def : WriteRes<WriteFLD32, [LSU]>;
+ def : WriteRes<WriteFLD64, [LSU]>;
+ }
+}
+
+// Atomic memory
+multiclass SCR_AtomicMemory<ProcResourceKind LSU> {
+ let Latency = 20 in {
+ def : WriteRes<WriteAtomicLDW, [LSU]>;
+ def : WriteRes<WriteAtomicLDD, [LSU]>;
+ def : WriteRes<WriteAtomicW, [LSU]>;
+ def : WriteRes<WriteAtomicD, [LSU]>;
+ def : WriteRes<WriteAtomicSTW, [LSU]>;
+ def : WriteRes<WriteAtomicSTD, [LSU]>;
+ }
+}
+
+// Floating-point unit (without division and SQRT)
+multiclass SCR_FPU<ProcResourceKind FPU> {
+ // Single and double-precision computational instructions
+ def : WriteRes<WriteFAdd32, [FPU]> { let Latency = 3; }
+ def : WriteRes<WriteFAdd64, [FPU]> { let Latency = 3; }
+ def : WriteRes<WriteFMul32, [FPU]> { let Latency = 4; }
+ def : WriteRes<WriteFMul64, [FPU]> { let Latency = 4; }
+ def : WriteRes<WriteFMA32, [FPU]> { let Latency = 4; }
+ def : WriteRes<WriteFMA64, [FPU]> { let Latency = 4; }
+ def : WriteRes<WriteFSGNJ32, [FPU]> { let Latency = 2; }
+ def : WriteRes<WriteFSGNJ64, [FPU]> { let Latency = 2; }
+ def : WriteRes<WriteFMinMax32, [FPU]> { let Latency = 2; }
+ def : WriteRes<WriteFMinMax64, [FPU]> { let Latency = 2; }
+
+ // Conversion and move instructions
+ let Latency = 3 in {
+ def : WriteRes<WriteFCvtI32ToF32, [FPU]>;
+ def : WriteRes<WriteFCvtI32ToF64, [FPU]>;
+ def : WriteRes<WriteFCvtI64ToF32, [FPU]>;
+ def : WriteRes<WriteFCvtI64ToF64, [FPU]>;
+ def : WriteRes<WriteFCvtF32ToF64, [FPU]>;
+ def : WriteRes<WriteFCvtF64ToF32, [FPU]>;
+ }
+
+ let Latency = 2 in {
+ def : WriteRes<WriteFCvtF32ToI32, [FPU]>;
+ def : WriteRes<WriteFCvtF64ToI32, [FPU]>;
+ def : WriteRes<WriteFCvtF32ToI64, [FPU]>;
+ def : WriteRes<WriteFCvtF64ToI64, [FPU]>;
+ }
+
+ let Latency = 2 in {
+ def : WriteRes<WriteFMovI32ToF32, [FPU]>;
+ def : WriteRes<WriteFMovF32ToI32, [FPU]>;
+ def : WriteRes<WriteFMovI64ToF64, [FPU]>;
+ def : WriteRes<WriteFMovF64ToI64, [FPU]>;
+ }
+
+ let Latency = 2 in {
+ def : WriteRes<WriteFClass32, [FPU]>;
+ def : WriteRes<WriteFClass64, [FPU]>;
+ }
+
+ // Comparisons
+ let Latency = 2 in {
+ def : WriteRes<WriteFCmp32, [FPU]>;
+ def : WriteRes<WriteFCmp64, [FPU]>;
+ }
+}
+
+// FP division and SQRT is not pipelined
+multiclass SCR_FDU<ProcResourceKind FDU> {
+ def : WriteRes<WriteFDiv32, [FDU]> {
+ let Latency = 10;
+ let ReleaseAtCycles = [8];
+ }
+ def : WriteRes<WriteFDiv64, [FDU]> {
+ let Latency = 17;
+ let ReleaseAtCycles = [15];
+ }
+
+ def : WriteRes<WriteFSqrt32, [FDU]> {
+ let Latency = 19;
+ let ReleaseAtCycles = [19];
+ }
+ def : WriteRes<WriteFSqrt64, [FDU]> {
+ let Latency = 33;
+ let ReleaseAtCycles = [33];
+ }
+}
+
+// Others
+multiclass SCR_Other {
+ def : WriteRes<WriteCSR, []>;
+ def : WriteRes<WriteNop, []>;
+
+ def : InstRW<[WriteIALU], (instrs COPY)>;
+}
+
+// Unsupported scheduling classes for SCR3-5.
+multiclass SCR_Unsupported {
+ defm : UnsupportedSchedSFB;
+ defm : UnsupportedSchedV;
+ defm : UnsupportedSchedXsfvcp;
+ defm : UnsupportedSchedZabha;
+ defm : UnsupportedSchedZba;
+ defm : UnsupportedSchedZbb;
+ defm : UnsupportedSchedZbc;
+ defm : UnsupportedSchedZbs;
+ defm : UnsupportedSchedZbkb;
+ defm : UnsupportedSchedZbkx;
+ defm : UnsupportedSchedZfa;
+ defm : UnsupportedSchedZfh;
+ defm : UnsupportedSchedZvk;
+}
+
+multiclass SCR3_Unsupported {
+ defm : SCR_Unsupported;
+ defm : UnsupportedSchedD;
+ defm : UnsupportedSchedF;
+}
+
+// Bypasses (none)
+multiclass SCR_NoReadAdvances {
+ def : ReadAdvance<ReadJmp, 0>;
+ def : ReadAdvance<ReadJalr, 0>;
+ def : ReadAdvance<ReadCSR, 0>;
+ def : ReadAdvance<ReadStoreData, 0>;
+ def : ReadAdvance<ReadMemBase, 0>;
+ def : ReadAdvance<ReadIALU, 0>;
+ def : ReadAdvance<ReadIALU32, 0>;
+ def : ReadAdvance<ReadShiftImm, 0>;
+ def : ReadAdvance<ReadShiftImm32, 0>;
+ def : ReadAdvance<ReadShiftReg, 0>;
+ def : ReadAdvance<ReadShiftReg32, 0>;
+ def : ReadAdvance<ReadIDiv, 0>;
+ def : ReadAdvance<ReadIDiv32, 0>;
+ def : ReadAdvance<ReadIRem, 0>;
+ def : ReadAdvance<ReadIRem32, 0>;
+ def : ReadAdvance<ReadIMul, 0>;
+ def : ReadAdvance<ReadIMul32, 0>;
+ def : ReadAdvance<ReadAtomicWA, 0>;
+ def : ReadAdvance<ReadAtomicWD, 0>;
+ def : ReadAdvance<ReadAtomicDA, 0>;
+ def : ReadAdvance<ReadAtomicDD, 0>;
+ def : ReadAdvance<ReadAtomicLDW, 0>;
+ def : ReadAdvance<ReadAtomicLDD, 0>;
+ def : ReadAdvance<ReadAtomicSTW, 0>;
+ def : ReadAdvance<ReadAtomicSTD, 0>;
+}
+
+// Floating-point bypasses (none)
+multiclass SCR4_SCR5_NoReadAdvances {
+ defm : SCR_NoReadAdvances;
+ def : ReadAdvance<ReadFStoreData, 0>;
+ def : ReadAdvance<ReadFMemBase, 0>;
+ def : ReadAdvance<ReadFAdd32, 0>;
+ def : ReadAdvance<ReadFAdd64, 0>;
+ def : ReadAdvance<ReadFMul32, 0>;
+ def : ReadAdvance<ReadFMul64, 0>;
+ def : ReadAdvance<ReadFMA32, 0>;
+ def : ReadAdvance<ReadFMA32Addend, 0>;
+ def : ReadAdvance<ReadFMA64, 0>;
+ def : ReadAdvance<ReadFMA64Addend, 0>;
+ def : ReadAdvance<ReadFDiv32, 0>;
+ def : ReadAdvance<ReadFDiv64, 0>;
+ def : ReadAdvance<ReadFSqrt32, 0>;
+ def : ReadAdvance<ReadFSqrt64, 0>;
+ def : ReadAdvance<ReadFCmp32, 0>;
+ def : ReadAdvance<ReadFCmp64, 0>;
+ def : ReadAdvance<ReadFSGNJ32, 0>;
+ def : ReadAdvance<ReadFSGNJ64, 0>;
+ def : ReadAdvance<ReadFMinMax32, 0>;
+ def : ReadAdvance<ReadFMinMax64, 0>;
+ def : ReadAdvance<ReadFCvtF32ToI32, 0>;
+ def : ReadAdvance<ReadFCvtF32ToI64, 0>;
+ def : ReadAdvance<ReadFCvtF64ToI32, 0>;
+ def : ReadAdvance<ReadFCvtF64ToI64, 0>;
+ def : ReadAdvance<ReadFCvtI32ToF32, 0>;
+ def : ReadAdvance<ReadFCvtI32ToF64, 0>;
+ def : ReadAdvance<ReadFCvtI64ToF32, 0>;
+ def : ReadAdvance<ReadFCvtI64ToF64, 0>;
+ def : ReadAdvance<ReadFCvtF32ToF64, 0>;
+ def : ReadAdvance<ReadFCvtF64ToF32, 0>;
+ def : ReadAdvance<ReadFMovF32ToI32, 0>;
+ def : ReadAdvance<ReadFMovI32ToF32, 0>;
+ def : ReadAdvance<ReadFMovF64ToI64, 0>;
+ def : ReadAdvance<ReadFMovI64ToF64, 0>;
+ def : ReadAdvance<ReadFClass32, 0>;
+ def : ReadAdvance<ReadFClass64, 0>;
+}
+
+//===----------------------------------------------------------------------===//
+// SCR3 scheduling model definition
+
+def SyntacoreSCR3RV32Model : SyntacoreSchedModel {
+ let LoadLatency = 2;
+}
+
+let SchedModel = SyntacoreSCR3RV32Model in {
+ let BufferSize = 0 in {
+ def SCR3RV32_ALU : ProcResource<1>;
+ def SCR3RV32_MUL : ProcResource<1>;
+ def SCR3RV32_DIV : ProcResource<1>;
+ def SCR3RV32_LSU : ProcResource<1>;
+ def SCR3RV32_CFU : ProcResource<1>;
+ }
+
+ defm : SCR_Branching<SCR3RV32_CFU>;
+ defm : SCR_IntALU<SCR3RV32_ALU>;
+ defm : SCR_IntMul<SCR3RV32_MUL>;
+ defm : SCR_IntDiv<SCR3RV32_DIV, /* div latency = */ 8>;
+ defm : SCR_BasicMemory<SCR3RV32_LSU, /* load & store latency = */ 2>;
+ defm : SCR_AtomicMemory<SCR3RV32_LSU>;
+ defm : SCR_Other;
+
+ defm : SCR3_Unsupported;
+ defm : SCR_NoReadAdvances;
+}
+
+def SyntacoreSCR3RV64Model : SyntacoreSchedModel {
+ let LoadLatency = 2;
+}
+
+let SchedModel = SyntacoreSCR3RV64Model in {
+ let BufferSize = 0 in {
+ def SCR3RV64_ALU : ProcResource<1>;
+ def SCR3RV64_MUL : ProcResource<1>;
+ def SCR3RV64_DIV : ProcResource<1>;
+ def SCR3RV64_LSU : ProcResource<1>;
+ def SCR3RV64_CFU : ProcResource<1>;
+ }
+
+ defm : SCR_Branching<SCR3RV64_CFU>;
+ defm : SCR_IntALU<SCR3RV64_ALU>;
+ defm : SCR_IntMul<SCR3RV64_MUL>;
+ defm : SCR_IntDiv<SCR3RV64_DIV, /* div latency = */ 11>;
+ defm : SCR_BasicMemory<SCR3RV64_LSU, /* load & store latency = */ 2>;
+ defm : SCR_AtomicMemory<SCR3RV64_LSU>;
+ defm : SCR_Other;
+
+ defm : SCR3_Unsupported;
+ defm : SCR_NoReadAdvances;
+}
+
+//===----------------------------------------------------------------------===//
+// SCR4 scheduling model definition
+
...
[truncated]
``````````
</details>
https://github.com/llvm/llvm-project/pull/102909
More information about the llvm-commits
mailing list