[llvm] [BOLT][docs] Fix typo (PR #98640)

Maksim Panchenko via llvm-commits llvm-commits at lists.llvm.org
Thu Aug 8 18:05:47 PDT 2024

Previous message: [llvm] [SLP][REVEC] Disable strided load if the source is vector instruction. (PR #99462)
Next message: [llvm] [RISCV] Implement RISCVTTIImpl::shouldConsiderAddressTypePromotion for RISCV (PR #102560)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/maksfb closed https://github.com/llvm/llvm-project/pull/98640

Previous message: [llvm] [SLP][REVEC] Disable strided load if the source is vector instruction. (PR #99462)
Next message: [llvm] [RISCV] Implement RISCVTTIImpl::shouldConsiderAddressTypePromotion for RISCV (PR #102560)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list