[llvm] `InOrderIssueStage` for llvm-mca should be generic over LSUnitBase (PR #101534)

Michael Maitland via llvm-commits llvm-commits at lists.llvm.org
Wed Aug 7 05:47:39 PDT 2024

Previous message: [llvm] `InOrderIssueStage` for llvm-mca should be generic over LSUnitBase (PR #101534)
Next message: [llvm] [RISCV] Limit (and (sra x, c2), c1) -> (srli (srai x, c2-c3), c3) isel in some cases. (PR #102034)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

michaelmaitland wrote:

@chinmaydd I have merged this commit for you :) 

https://github.com/llvm/llvm-project/pull/101534

Previous message: [llvm] `InOrderIssueStage` for llvm-mca should be generic over LSUnitBase (PR #101534)
Next message: [llvm] [RISCV] Limit (and (sra x, c2), c1) -> (srli (srai x, c2-c3), c3) isel in some cases. (PR #102034)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list